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ADDENDUM TO THE STARS PCM DATA PROCESSOR MANUAL
PCM DATA PROCESSOR SPECIFICATIONS
Input Data Code
Input Data Bit Rate :
Word Sync
Frame Sync Word
Data Word
Data _ra_e
Subcormmutation
Synchronous Subcom* :
Asynchronous Subcom* :
Output Data **
Output Commands*** :
Input Po_er
NRZ, Split Phase
250,000 Bits/Second (Maximum)
Up to 3 bits
Up to 32 bits
Up to 32 bits
Up to 128 words
Synchronous and Asynchronous
Up to 128 frames
a) Up to 3 subcoms, each subcom having a sync
word of up to 32 bits.
b) One subcom with up to 128 words, and two
subcoms with up to 64 words.
Thirty-two data and 5 flag lines
Time Present (sync)
Data Present (sync)
Alternate Data Present (sync)
Subcom Sync
Dump
Auxiliary Command
115 -l_lOv ac, 60 cps at 30A
* Synchronous and asynchronous subcoms as referred to herein are,
respectively, those which have the same word or words in every frame and are
distinguished from each other by means of a unique and common number of words
(or counts); and those which may have independent sync codes, or identical
sync codes and arbitrarily assigned frame words anywhere within the main frame.
** Negative level (-6v dc) represents binary "i" and ground (0v dc)
represents binary "0".
*** Positive, 2-3 _s pulses, from -6v dc to ground.
LOCATIONOFCIRCUITBOARDSDESCRIBEDIN FIGURESOFTHISMANUAL
The following list relates the appropriate figure (or figures) to the
Unit and S-Block wherein the illustrated circuit boards are located.
Figure Unit S-Block
111-2 Search & Lock III
111-3 " II
111-4 " III
111-5 " I
111-6 " III
111-7 " II
111-8 " I
111-9 B/W/F Counters I
III-i0 " I
III-ii " III
111-12 " III
111-13 " III
111-14 " II
111-15 " II
111-16 " II
111-17 " I
111-18 Accumulator I
111-19 " i
111-20 " I
111-21 " II
111-22 Error Monitor I
111-23 " I & III
111-24 " II
111-25 Quick Look II
111-26 " II
111-27 " II
111-28 " I
111-29 Decimal Display III
111-30 " II
111-31 " III
111-32 " I
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SECTION I
GENERAL DESCRIPTION OF SYSTEM
A. PURPOSE .,-
This manual describes the/unction, installation and operation, and theory of
operation of the STARS (Satellite Telemetry Automatic Reduction System) PCM
Data Processor. The Data Processor is part of the STARS PCM Data Pro-
cessing line, which includes the Time Decoder, Buffer, Analog and Digital Tape
Transports.
The manual consists of six sections:
(i) General Description
(Z) Installation and Operation
(3) Theory of Operation
(4) Patch Panel Programming
(5) Special Circuits
(6) Power Distribution and Wiring
The inform_on _contained in this manual is detailed to the component board
(logic unit), level and should assist in maintaining as well as operating the
equipment. Illustrations are provided to augment the description of the equip-
ment. Illustrations pertaining to a section will be found at the end of that section.
They are identified by a prefix number indicating the section and the actual
figure number: e.g., 111-5, meaning Section Ill, figure 5.
Since each section is independent, the table of contents is compiled by section.
I-1
I
B. PCM CODES
PCM TELEMETRY
Definition of PClVl
The spacecraft data which is reduced by the Data Processor is a pulse code
modulated {PCM) serial train of binary bits representing digital and analog
measurements. The serial train of pulses (bits) is divided into equal groups
of N bits each called "words. " The presence or absence of each of the N bits
describes the level of the sample of the analog quantity to the nearest discrete
step between zero and full scale. In other words, each analog n_easurement
made aboard the satellite is digitized with the same sampling rate and number
of bits representing full scale.
The digitized quantity may be encoded for transmission in one of several codes
as shown in figure 1-I. Waveform no. Z is NRZ-change which maintains one
level for "i" bits and a different level for "0" bits. In waveform no. 3 there
is a transition (positive or negative) for every "I" bit and no transition for "0"
bits. Waveform no. 4 is the split-phase or bi-phase code, where a "l"bit is
identified by a "downward" transition and a "0" bit is identified by an "upward"
transition, hence bi-phase. This code is used predominantly in GSFC's space-
craft. The fifth waveform is a "return-to-zero level" code such that there is a
pulse for every "1" bit and n__opulse for zero bits. This code is seldom used.
PCM Data
The actual PCM signal as received from the spacecraft, recorded by the station,
and reproduced by the Data Processor tape recorders may be noisy, distorted,
and degraded. To reconstruct its waveform the Signal is fed to the Bit
Synchronizer unit where it is filtered, bit synchronized, and reconditioned for
use by the Data Processor's Search and Lock Unit. The Bit Synchronizer is
capable of handling any of the codes shown in figure I-i.
The Data Processor normally uses the bi-phase data. However, at times:
when the bi-phase signal from the tape recorder is degraded considerably, the
Bit Synchronizer may be operated in the NRZ-C mode at twice the nominal bit
rate in order to minimize bit phase reversal. This is possible because bi-phase
is equivalent to sampling NRZ-C twice per bit period {see fig. I-I, waveform
Z and 4). When this mode is used, the clock signal supplied by the Bit Synchro-
nizer to the Search and Lock unit must be divided by 2 so that in the Data
Processor the NRZ-C signal and the clock signal are maintained at the same bit
r ate.
The clock and data signals are 90 degrees out of phase with respect to each other.
This is done in order to sample the incoming data bits at 90 degrees or Z70 degrees
I_2
I
II
I
I
of the bit period; thus the bi-phase data is always treated as NRZ-C by the
Search and Lock unit (see figure III-2).
A detail description of PCM telemetry is given in "Aerospace Telemetry
Ch. 6, Harry L. Stiltz Editor, published by Prentice Hall.
C. FUNCTIONAL DESCRIPTION OF SYSTEM
FUNCTIONAL DESCRIPTION OF THE STARS PCM DATA PROCESSOR
I
I
II
I
I
!1
I
Purpose
The STARS PCM Data Processor described in this manual is part of the Satellite
Telemetry Automatic Reduction System designed to reduce "analog" pulse code
modulated _CM) data received from the satellite into a format acceptable by an
IBM, Univac ll07, or equivalent computer for complete decommutation and
generation of experimenter's tapes. The Data Processor is the "front end" of
STARS which includes the Time Decoder and Buffer.
The purpose of the Data Processor is: (a) to present to the buffer the serial
train of telemetry data in terms of digital words of proper length and location
in the main frame, (b) supply the required commands to the buffer to sample the
presented data in proper order, as well as sample time presented by the Time
Decoder, (c) generate special buffer commands to properly begin and terminate
data blocks, (d) check the frame sync code and bit errors, and flag the status
thereof, and (e) generate special flags, such as subcom word(s) location, signal
mode, etc., to minimize the effort required in decommutating and further
processing of experimenter's data.
H General
!1
Ii
I
I
The Data Processor is designed to accept any PCM telemetry format using split
phase or NRZ coding. It meets the specifications outlined in GSFC's Aerospace
Data Systems Standards,January 1963, Section I. Figure I-Z is the complete
block diagram of the Data Processor. As shown in this figure, the Processor
consists of the following units: Search and Lock, Bits/Word/Frame Counters,
Accumulator, Decimal Display, Quick Look, Error Monitor, and Bit Synchro-
nizer and Signal Conditioner. A multitrace oscilloscope and strip chart recorder
are provided to monitor the incoming and outgoing signals. A digital data
simulator is included to enable performance of quick operational checks and to
aid in maintaining the equipment.
!
!
Data recorded on tape, in serial binary code, is supplied by various NASA
tracking stations. These tapes, known as "analog tapes," are played back on
CEC's VR-2600 tape recorders which are part of the STAR System. Since telemetry
I-3
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formats differ with different satellites, the Data Processor is programmed by
means of patch panels to accommodate any known format of a particular satellite.
Programming includes selection of word length, frame length, permissible frame
sync bit errors, subcom frame length, number of frames to acquire frame sync,
number of frames to flywheel, number of bad frames after which to revert to
search mode, and setting up the frame and subcom frame sync recognizers for
particular frame sync codes. In addition, patching is used to program the
generation of buffer command signals in accordance with the desired buffer tape
format and buffer requirements to produce buffer tapes.
Fun ction s
The basic buffer commands generated by the Data Processor are: Time Present,
Data Present, Alternate Data Present, Subcom Sync, Dump, and Frame Sync
Quality. These commands in conjunction with the data available on parallel
lines, enable the Computer Format Control Buffer to generate "digital" tapes of
a prescribed computer format for each satellite.
Data synchronization and generation of buffer commands is accomplished by the
following units: Bit Synchronizer, Search and Lock, B/W/F Counters and
Accumulator. Specifically, telemetry data from the analog tape is bit synchro-
nized and conditioned (determination of ones and zeros) in the Bit Synchronizer
unit. Frame synchronization takes place in the Search and Lock unit in con-
junction with the B/W/F Counters and Accumulator units. Subcom frame
synchronization is accomplished in the B/W/F Counters unit. Data in parallel
form is supplied to the buffer from the Accumulator where all buffer commands
are generated.
Display unit converts binary words into decimal equivalents and displays them.
Parity errors and frame sync bit errors are detected, counted and displayed
in the Error Monitor Unit.
The purpose of and the functions performed by the Data Processor have been
described above. The detail description of the theory of operation of the
equipment, how the various functions are generated in each unit, is described
in Section III.
1-4
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SECTION II
INSTALLATION AND OPERATION
A. INSTALLATION
The on-line units of the STARS PCM Data Processor system are contained in
relay racks A, B, and C (left to right) as shown in the frontispiece. Interunit
cabling is supplied with the rack.
B_ CONTROLS AND INDICATORS
A brief functional description of the controls, indicators, and connectors
associated with each unit of the STARS PCM Data Processor is provided in
Tables II-1 through 11-13.
IIol
I
I
I
Table II- I. Control and Indicator Panel, Controls and Indicators
{Figure II-1}
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTIONI
I
I
I
I
I
l
I
I
I
I
I
I
Z
3
4
5
SIGNAL SELECTOR switch
TAPE
SIM
PCM POWER switch
POWER
TEMPERATURE LIMITS
DEC. DISP.
QUICK LOOK
DATA ACCUM
ERROR MON
W-B-F
.q-T.
HOURS meter
SIGNAL jack
A Z-position push button switch.
Selects input signal source to
signal synchronizer. Switch
plate glows green when tape is
selected, red when simulated
input signal is selected.
A Z-position push button switch.
Controls application of ac power
to racks A, B, and C. Switch
plate glows green when power is
applied.
Indicator lights provide visual
overtemperature alarm signals.
Individual translucent panels
glow red when operating tem-
perature of associated units
exceeds 55 ° C. One each for
decimal display, data quick look
mon_tor, PCM data accumulator,
error monitor, bits/word/frame
counter, and PCM search and
lock units, respectively, as
marked.
Records elapsed time, while ac
power is applied by PCM POWER
switch, in hours and tenths of
hours. Provides continuous
visual display in Arabic numerals.
Front panel coaxial connector
used to monitor input signal
selected.
I
i
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Table II-Z.
FIGURE
REF. NO.
Power Panels, Controls and Indicators
(Figure II-Z)
I
I
I
!
I
I
I
I
I
I
I
I
I
I
II
CONTROL OR INDICATOR DESCRIPTION
ON/OFF switch
AC VOLTS
II-4
15 amp ac circuit breaker,
typical of three panels. Dual
toggle (ganged) action, provides
independent manual on-off control
of primary power to racks A, B,
and C for all associated system
units and convenience outlets.
Delayed magnetic overload breaker
action automatically pr ote cts
circuits of each rack.
Panel mounted rms voltmeter,
typical of three panels. Indicates
presence and amplitude of applied
primary power individually for
racks A, B, and C.
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T able II- 3.
] FIGURE
REF. NO.
2.
Power Supplies, Controls and Indicators
(Figures II-3 and II-4)
CONTROL OR INDICATOR
Rack A;
Dres sen-Barnes Power
Supply (Figure II-3)
Fuse and Holder
Indicator Light
ON/OFF switch
Racks B and C:
Computer Control Company
Power Supply, Model RP-3Z
(Figure II-4)
AC ON/AC OFF switch (S1)
AC indicator light (DS1)
+iZv ON/OFF (CBI)
- 6v ON/OFF (CBZ)
-18v ON/OFF (CB3)
DESCRIPTION
Non-indicating type holder contains
a 1 amp glass cartridge fuse in
series with primary power switch.
Incandescent lamp with green
jewel. Glows when primary power
is applied, if continuity exists
through fuse.
Toggle switch controls application
of primary power to the power
supply.
All controls and indicators typical
of both racks.
SPDT toggle action manually con-
trols application of primary power
to unit.
Incandescent lamp with green
jewel. Glows when primary
power is applied and continuity
through F1 exists.
Individual toggle type circuit
breakers: CB1, g amps; CBZ and
CB3, ZZ amps each. Provide
individual manual, and automatic
overload control of, application of
+ igv, -6v and -18v secondard
power outputs, respectively..
I
!
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Table II-3. Power Supplies, Controls and Indicators (Cont:d)
(Figures II-3 and II-4)
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
4I
I
l
I
I
I
I
l
I
l
INPUT fuse (F1)
DC FAIL indicator light (DSZ)
recessed front panel
adjustments (R8, R3 5, R56)
Amp slo-blow glass cartridge fuse
and holder, in series with primary
power.
Incandescent lamp with red jewel.
Glows when+lZv, -6v, or -18v
secondary power output is inter-
rupted, provided S1 is in AC ON
position, and DSI is energized.
Secondary power output level ad-
justments for +Igv, -6v, and -18%
respectively {left to right, facing
panel). These controls are poten-
tiometers with shafts slotted to
accommodate screwdriver blade.
Range of adjustment is Z_/0in each
case.
NOTE
Field adjustment for re-
calibration not re commended.
If necessary, meter used
should be accurate to +0. 5%
of full scale indication.
I
l
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Table II-4. Digital Signal Synchronizer, Controls and Indicators
(Figures 11-5 and 11-6)
i FIGURE
a
_REF. NO.
I
I
I
I
I
I
I
I
I
I
4
CONTROL OR INDICATOR
Selector Switch
REC OR SIMULATOR
section
TAPE section
Selector Switch
CHANNEL A
INPUT jack
AMP OUT jack
DET IN jack
DESCRIPTION
This section of the selector
switch prepares the unit for one
of three types of single-channel
inputs from either a receiver,
simulator or tape. These input
signals may be positive, negative,
or balanced (signal equally above
and below a reference voltage).
This section of the selector
switch prepares the unit for one
of four types of dual-channel tape
inputs. The tape input is dual
track and may be dual positive
(++), the first track positive and
the second negative (+-); the first
track negative and the second
positive (-+), orodual negative
(--).
Selects RE, NRZ, NRZ space,
bi-phase as the type of signal
input to the unit.
or
Permits monitoring input data
applied to channel A.
Permits monitoring data output
of first two d-c amplifiers
located in channel A
Permits monitoring output of
third d-c amplifier which is the
data input to level detector
(voltage decision circuit) located
in channel A.
II-I0
Table II-4. Digital Signal Synchronizer,
(Figures II-5 and II-6)
Controls and Indicators (Cont'd)
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
l
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
6
7
8
9
10
11
1Z
13
FREQUENCY SELECTION K. C.i
selector switch
OSCILLATOR
FINE control
HIGH/LOW switch
Permits selecting frequency
ranges for internal oscillator
between 3 pps and 800K pps.
(+Z0%)
iAllows fine adjustment of internal
:oscillator frequency.
iAliows coarse adjustment of
_internal oscillator frequency
iwithin range selected at
i FREQUENCY SELECTION K. C.
' switch.
VCO/XTAi_ toggle switch
V_O CAL
Selects either the internal voltage
controlled oscillator (VCO) or
crystal for generating internal
clock rate.
SERVO toggle switch
PUSH TO CALIBRATE
pu shbutton
LOOP BANDWIDTH
selector switch
OPEN position opens servo control
loop used in setting VCO frequency
the CLOSED position closes the
servo loop.
Pressing this pushbutton resets
the internal up-down counter to
cause the nominal center control
voltage to be supplied to the VCO.
Permits selection of servo
loop bandwidth.
VCO CONTROL meter Used when calibrating and adjust-
ing the internal voltage controlled
oscillator (VCO). Meter indi-
cates analog correction voltage
applied to VCO.
II°II
Table II-4. Digital Signal Synchronizer, Controls and Indicators (Cont'd)
(Figures II-5 and II-6)
i FIGURE
NO. CONTROL OR INDICATOR DESCRIPTIONI
I
I
I
I
I
I
I
I
I
I
I
I
REF.
14
15
16
17
18
19
Z0
Z1
ZZ
CHANNEL A
DET OUT jack
LEVEL jack
DATA SAMPLE INVERSION
Selector Switch
GAIN control
FREQ SELECT
rotary switch
FINE ADJUST
potentiometer
KC FREQ SELECTOR
rotary switch
Detector Level Adjust
potentiometer
(located in Card DET Z13)
Permits monitoring data output
from level detector in channel A.
Permits monitoring d-c level at
level detector in channel A.
Operative only when NRZ or bi-
phase inputs are being accepted.
Determines sample polarity. In
the "up" position, data will be
sampled at -1Z V. In the "down"
position, data will be sampled
at 0 V. Changing switch positions
will invert the data output of the
Synch ronize r.
Selects one of three signal
sources for input to unit; re-
ceiver, simulator, or tape.
Attentuates input signal.
Set at lowest frequency by keep-
ing the setting at 190-380 always.
Set in center and remains at
this setting.
Set to the bit rate of the telemetry
data signal.
Adjusts the level sach that it is
centered on the detector input
wave form.
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T able II- 5. PCM Search and Lock, Controls and Indicators
(Figure II-7)
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
Z
3
4
6
Patchboard
SHIFT REGISTER indicator
lights
WORD indicator lights:
LOCK
SEARCH
FRAME indicator lights:
LOCK
SEARCH
SUB FRAME COUNTER
INCORRECT
indicator light
SYSTEM RESET pushbutton
Used to program the PCM search
and lock unit. Desired internal
interconnections are patched by
using jumpers between appropri-
ate patchboard holes (see program-
ming section). Flywheel timing
pulses, word sync code, frame sync
code, and sync acquisition time
are controlled by programming the
patchboard.
Assembly of 32 Amperex indicator
triodes, each of which indicates
the digital status of one stage of
the data output shift register.
Each lighted indicator signifies
presence of a binary one; extin-
guished indicators signify pre=
sence of binary zeroes.
Operating status of unit is indi-
cated by light which is energized.
When word sync is lost, SEARCH
light is energized_ otherwise LOCK
light is energized, indicating word
sync has been acquired.
These lights function same way as
WORD lights, with respect to
acquisition, or loss of frame sync.
When energized, indicates that
subframe counter of B/W/F
counters unit is not in sync with
subframe counter in satellite.
Provides manual control of
operating status. When pressed,
sync counters are reset and
search mode is initiated.
II- 15
!!
Table II-5. PCM Search and Lock,
(Figure II-7)
Controls and Indicators (Cont'd)
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
7
8
FAN POWER indicator light
-6v, .5A fuse
Incandescent lamp with amber
jewel. Glows when power is
applied to fan motors of unit.
I/g amp fuse in series with -6 vdc
secondary power from RP-3Z
power supply.
II
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Table II-6. PCM Data Accumulator, Controls and Indicators
(Figure II-8)
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
Z
3
4
Patchboard
Indicator Light Assembly:
1 through 3Z
Selector Switch:
DATA PRESENT
DATA DELETE
-6v, . 5A
Used to program flow of data from
accumulator to buffer. Data
present pulse, time present pulse,
and flag pulses are controlled by
using jumper wires between
appropriate holes of patchboard
(see programming section).
Group of individual Amperex
indicator triodes which indicate
status of each stage of output
shift register as visual binary
display. Each lighted indicator
represents a binary one and
extinguished indicators represent
binary zeroes. Indicators 1
through 18 and Z3 through Z7 are
coupled directly to shift register.
Indicators 19, Z0, Z1 and ZZ may
be coupled through patchboard to
shift register or to auxiliary flag
getiei°ators. _lu_Lu_ = _u
through 3Z are coupled to auxi-
liary flag generators.
DPDT illuminated switch plate
with push-to-change action.
Enables or inhibits data flow to
buffer. Glows green in DATA
PRESENT position and data is
presented to buffer. Glows red
in DATA DELETE position and
data flow stops.
i/g amp fuse, in series with -6
vdc secondary power from RP-3Z
power supply.
II-18
I
I
I
I
I
l
I
I
I
I
I
I
I
I
I
I
Table II-6. PCM Data Accumulator, Controls and Indicators
(Figure II-8)
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
Z
t
, 3
4
Patchboard
Indicator Light Assembly:
1 through 3Z
Selector Switch:
DATA PRESENT
DATA DELETE
-6v, . 5A
Used to program flow of data from
accumulator to buffer. Data
present pulse, time present pulse,
and flag pulses are controlled by
using jumper wires between
appropriate holes of patchboard
(see programming section).
Group of individual Amperex
indicator triodes which indicate
status of each stage of output
shift register as visual binary
display. Each lighted indicator
represents a binary one and
extinguished indicators represent
binary zeroes. Indicators 1
through 18 and Z3 through Z7 are
coupled directly to shift register.
Indicators 19, Z0, Z1 and ZZ may
be coupled through patchboard to
shift register or to auxiliary flag
generators. T__n-'__,-___ -,o
through 32. are coupled to auxi-
liary flag generators.
DPDT illuminated switch plate
with push-to-change action.
Enables or inhibits data flow to
buffer. Glows green in DATA
PRESENT position and data is
presented to buffer. Glows red
in DATA DELETE position and
data flow stops.
I/Z amp fuse, in series with -6
vdc secondary power from RP-3Z
power supply.
I II-18
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Table II-6. PCM Data Accumulator,
(Figure II-8)
Controls and Indicators (Con'td)
I
I
I
I
I
I
I
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
5
7
FAN POWER indicator light
TIME PRESENT
indicator lights
FLAG 1
FLAG Z
Incandescent lamp with amber
jewel. Glows when power is
applied to fan motor s of unit.
"T]TI___ I--IA--_% 11 -- 1-^
mable through patch panel and
energized by occurrence of event
marker signals sent to buffer.
FLAG 3
FLAG 4
DATA PRESENT
indicator light
White (clear) light energized
each time data present pulse is
gene r ate d.
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Table II-7. Bits/Word/Frame Counte rs,Controls and Indicator s
(Figure II-9}
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
2
3
I
4
Patchboard
BITS/WORD COUNTER
WORD / FRAME C OUNTER
FRAMES/SUB FRAME
COUNTER 1
FRAMES /SUB FRAME
COUNTER Z
FRAME S / S UB FRAME
COUNTER 3 e
FAN POWER indicator light
-6v, . 5A
Used to program counters accordin
to telemetry format to be decon__-
mutated. Counter connections are
made by using jumper wires
between appropriate holes of
patchboard.
Visual binary light displays_ con-
sisting of assembly of Amperex
indicator triodes for each counter.
Each assembly contains individual
indicator for each state of counter
to which it is assigned. Lighted
indicator represents binary one;
extinguished indicator represents
binary zero. BITS/WORD
COUNTER counts information
bits; WORD/FRAME COUNTER
counts words; each FRAMES/
SUBFRAME COUNTER counts
number of frames between sub-
Incandescent lamp with amber
jewel. Glows when power is
applied to fan meters of unit.
1/Z amp fuse, in series with -6
vdc secondary power to unit
from RP-3Z power supply.
l
I
I
I
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Table II-8. Error Monitor,
(Figure II- I0)
Controls and Indicator s
I
I
I
I
I
I
I
I
i
I
I
I
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
3
4
i
Patchboard
Indicator Light Assembly
1, Z, 4, 8, 16, 3Z
EXCESSIVE BIT ERROR
indicator light
ERROR .qF.T_.ECTOR switch
Used to program counters of
frame sync and parity error
monitors, according to telemetry
sync word code prescribed by
format in use.
Group of Amperex indicator
triodes, each of which is iden-
tified by binary weight of counter
stage to which it is coupled,
displays binary error count.
Lighted indicator signifies
presence of a binary one, extin-
guished indicator signifies presence
of binary zero.
White (clear) light is energized
when frame sync counter accumu-
lates number of errors per frame
for which ERROR SELECTOR
switch is set.
Rotary selector switch-off, plus
six functional positions. Used to
program parity_ and frame sync,
decision circuits. Setting of
each switch determines number of
errors that must be detected to
generate frame sync and/or parity
error alarm pulse. In OFF
position, associated decision
circuit is inoperative.
l
I
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Table II-8. Error Monitor,
(Figure II- 10)
Controls and Indicators (Cont'd)
I
I
I
I
I
I
I
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
5
6
8
RESET SELECTOR
AUTO/MANUAL switch
PUSH TO RESET
pu shbutton
FAN POWER
indicator light
PARIT Y
EXCESSIVE ERROR
indicator light
Toggle switch with two functional
positions used to select opera-
ting mode of counter and decision
circuit. In AUTO position
counter is reset when error aiarnl
pulse is generated. In MANUAL
position error counter locks and
must be manually reset when
count equals or exceeds count
programmed by ERROR SELECTOR
switch for any frame of data.
Used to manually reset error
counter when RESET SELECTOR
switch is in MANUAL position.
Incandescent lamp with amber
jewel. Glows when power is
applied to fan motors of unit.
White (clear) light is energized
_U UL L.L L_:_ 1. (:1. L. _. IJL J. J. JL L +L_ IL.E; _LLyW l.£_::; LJL IJ C:L Jl.
number of errors per frame f_r
which ERROR SELECTOR swi_tch
is set.
I
I
I
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Table II- 9. Data Quick Look Monitor, Controls and Indicators
{Figure II-i 1)
FIGURE
ILEF. NO. CONTROL OR INDICATOR DESCRIPTION
I
2
3
Patchboar&
PUSH switches
CONTINUOUS/SINGLE
switche s
Used to program the binary
registers, the PCM decimal
display unit and the analog output
jacks so that sync word errors are
displayed, or so that one or mGre
selected words per frame can be
visually monitored.
Two momentary contact push-
buttons (one associated with each
binary register) for manual control
of each register when associated
CONTINUOUS/SINGLE switch is
in SINGLE position. When PUSH
switch is pressed and released,
count is accumulated in associ- i
ated register during next frame and i
stored until CONTINUOUS mede I
is initiated, i
Two toggle switches (one assucio.
ated with each binary register>
each of which has two functiona.]
positions. In CONTINUOUS
position each switch enables its
associated register so that
count is accumulated once per
frame and held until updated dur
ing subsequent frame. In
SINGLE position, switch inhibits
automatic function and transfers
control of register to PUSH
switch.
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Table II-9.
[ FIGURE
REF. NO.
4
5
Data Quick Look Monitor, Controls and Indicators (cont'd)
(Figure II-1 l)
CONTROL OR INDICATOR
BINARY REGISTER NO. 1
indicator as sembly
BINARY REGISTER NO. Z
indicator as sembiy
ANALOG OUTPUTS jacks
1 through 8
FAN POWER indicator light
DESCRIPTION
Independent groups of 16 each.
Amperex indicator triodes individ-
ually coupled to the binary counter
stages of the data quick look m_oni-
tor registers. Each group consists
of 16 indicators which collectively
display the binary count of a
register. A lighted indicator repre-
sents the presence of a binary one
and an extinguished indicator signi-
fies a binary zero is present.
BNC connectors, each of which
provides an output signal which is
the analog equivalent of a digital
word.
Incande s cent lamp with amber
jewel. Glows when power is
applied to fan rectors of unit.
I
I
I
I
I
I
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T able II- 10. PCM Decimal Display Unit,
(Figure II- iZ)
Controls and Indicator s
I
I
I
I
I
I
I
FIGURE
REF NO. CONTROL OR INDICATOR DESCRIPTION
WORD A
WORD B
FAN POWER indicator light
Each word display consists of 5
nixie tubes which provide optical
readout for decimal equivalent of
a selected digital word consisting
of 16 or less information bits.
Decimal equivalent of digital words
consisting of more than 16 infor-
mation bits can be displayed as
serial value of WORD A and WORD
B. Programming is accomplished
by using jumper wires between the
appropriate holes of the PCM
Quick Look Monitor patchboard.
Incandescent lamp with amber
jewel. Glows when power is
applied to fan motor s of unit.
I
I
I
I
I
I
I
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T able II- 1 1 Oscillograph Amplifier Unit,
(Figure II- 13)
Controls and Indicators
I
I
I
I
I
FIGURE i
REF. NO. CONTROL OR INDICATOR I DESCRIPTION
LEVEL 1 through 8
INPUT i through 8
Individual screw driver adjustable
potentiometers to regn_11ate the gain
of the individual amplifier channels.
individual BNC connectors which
couple the input signals patched to
them from the ANALOG OUTPUT
jacks of the Data Quick Look
Monitor, to individual amplifier
channels.
I
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Table _-12. Recording Oscillograph, Controls and Indicators
(Figure II- 14)
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
Z
4
5
INTENSITY adjustment
LAMP pu shbutton
POWER ON/OFF Switch
Record speed selection
switches
Z5, 1, 4, 16, 64
Motor Switch
ON/OFF
PAPER indicator
TIMING MODE selector
switch
Continuously variable rotary
control for regulating the intensity
of the light beam from the
galvan4meter lamp.
Momentary contact switch, used
to ignite Mercury Vapor
galvanometer illuminator lamp.
Toggle switch, dpst, used to
apply primary power to all
operating circuits of unit.
Black pushbutton switches, to
regulate speed of paper transport
while recording. Paper advances
at .Z5, i, 4, 16, or 64 inches per
second when appropriate switch is
pressed. Selection cannot be
made unless Motor switch is in ON
position.
Red pushbutton press-ON, Press-
OFF switch, starts and stops
paper transport mot:or.
Mechanical slotuand-pointer
device, indicates percent of paper
supply remaining on feed roll.
Rotary selector switch with four
functional positions. Selects
locally generated timing pulses
at rate of I0 I0 or I00 per second.
In OFF/EXT position timing pulses
can be synced to an external
triggering source.
I
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T able II- 13. PCM Signal Simulator, Controls and Indicators
(Figure If- 1 5)
FIGURE
REF. NO.
4
5
6
7
8
CONTROL OR INDICATOR
COMMUTATION RATE
RANGE selector switch
DUTY CYCLE switch
FINE CONTROL
RATE JITTER
INT CONT (PERCENT)
INT (60CPS) EXT
COMMON WORD switches (33)
POWER pu shbutton
MISSING PULSES
START WORD selector
DESCRIPTION
: Permits selecting commutation
rate ranges from i0 to 800, 000
bits/second.
Permits adjusting duty cycle of
output pulse train from 40 to 60_.
Permits adjusting internal com-
mutation rate to desired fre-
quency within selected range.
Selects from 5 to Z0% of internal
rate jitter injected intooutput
signal.
Selects internal or external
output wavetrain.
Select coding for up to 33 bits
which comprise the con%mon
word in a frame. When a
switch is up a "]" bit is
generated. When a switch is
down a "0" bit is generated.
Turns on unit power. Switch
glows when power is turned on.
Selects one of eight words in a
frame with which to start
"missing pulses. "
I
I
I
Table Ii-13. PCM Signal Simulator, Controls and Indicators (Cont'd)
(Figure II- 15)
FIGURE
REF. NO. CONTROL OR INDICATOR DESCRIPTION
9 STOP WORD selectorI
I
I
I
I
I
I
I
I
I
I
I
I
10
ll
1Z
13
14
15
ON/OFF/B LANKING
toggle switch
INT CONTROL pushbutton
BLANKING (SEC) switch
NOISE
LEVEL ADJUST control
IN/OUT toggle switch
OUTPUT CONTROL
SERIAL AMPL control
Selects one of eight words in a
frame with which to stop
"missing pulses. "
Selects status of "missing pulses. "
In ON position, de sired number of
missing pulses selected at START
WORD and STOP WORD switches
is provided in the output pulse
train. In BLANKING position,
output signal will be at d-c level
(baseline) when INT CONTROL
pushbutton is pressed.
Blanks output signal when pressed,
provide d ON- OFF-B LANKING
switch is in the BLANKING
position.
Selects length of time output puIse
train is blanked after INT CONTROL
pushbutton is pressed or when an
external signal is applied to EXT
IN jack.
Adjusts noise level superimposed
on o_.tput pulse train.
Injects noise in-or ren_.cves noise
from output pulse train.
Adjusts amplitude of output serial
pulse train from 0 to i0 V.
I
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FIGURE 1* REF. NO.
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PCM Signal Simulator, Controls and Indicators (Cont'd)
(Figure If- 15)
CONTROL OR INDICATOR
SERIAL OUT SEL switch
RISE TIME control
PARALLEL OUT switch
SUB COMMUTATOR FRAME
LENGTH switches (7)
SPECIAL WORD
LOCATION switches (7)
SYNC WORD
LOCATION switches (9)
SUB COM SYNC WORD
switches (33)
SPECIAL WORD switches (33)
WORD LENGTH switches
ON/OFF toggle switch
ODD/EVEN toggle switch
DESCRIPTION
Selects RZ, NRZ mark "l's" or
"O's", NRZ space, bi-phase or
bi-polar.
Adjusts rise time of positive output
pulses from 1 usec to 10 usec.
Selects type of signal (RZ or NRZ)
for parallel word output.
Combinations of these seven
switches select from Z to 128
words to be contained within a
subcommutated frame.
Determines position of special
word within subcommutated
frame.
Determines location of sync word
for Sl_!bcornng.utated fra_ro_e.
Determines coding of subcomn%u-
tated sync word.
Determines coding of aubcom_mu-
tated special word.
Consists of two selectors which
select a word length of up to 33
bits per word.
Turns on the parity generating
circuits.
Selects type of parity to be
inserted at end of word; either
odd or even may be selected.
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Table II-13. PCM Signal Simulator, Controls and Indicators (Cont'd)
(Figure II-I 5)
FIGURE
REF. NO.
27
28
29
3O
CONTROL OR INDICATOR
SPECIAL WORD switches (33)
M/kIN COM SYNC WORD
switches (33)
SPECIAL W_D LOCATION
switches (ir_board nine)
MAIN COMMUTATOR
FRAME LENGTH switches
(outboard nine)
DESCRIPTION
Consists of 33 switches which
select coding of main commutator
special word. When a switch is up,
a "l" bit will be generated; ;,]hen
a switch is down, a "0" bit will be
generated.
Consists of 33 switches which per-
mit selecting coding of main com-.
mutator sync word. When a
switch is up, a "1" bit witl be
generated; when a switch is down,
a "0" bit will be generated.
Selects position in main commu-
tator frame for insertion of special
word. Any word position in a
frame may be selected for special
word.
Selects number of words to be con-
tained within a main commutator
frame. Switches are labeled 1, Z,
4, 8, 32, 64, 128, and 256.
1_,,38
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SETUP AND OPERATING PROCEDURES
The setup and operating procedures to be performed in preparation for each
operational run of the Stars PCM Data Processor system are described in
the following paragraphs. When a change in the format of the telemetry signal
to be processed is indicated, the programming must be revised accordingly
by changing the patchboards, which comprise the processor instruction center.
The procedural steps given here are based on the assumption that spare
patchboards have been prepared in anticipation of the signal to be processed.
CAUTION
Patchboards should not be inserted in their holders,
or removed therefrom, when power is applied, since
the making and breaking of the circuits they control
can generate transients capable of damaging the
associated transistors and diodes.
Once the patchboards have been installed and power has been applied, a
fifteen minute warm up period should be observed to allow operating para-
meters to stabilize before the additional setup procedures are performed.
GENERAL INS TRUC TIONS
ao With system power switch in OFF position, select pre-
programmed patchboards for signal to be processed and
insert them in their proper places on racks B and C.
bo Press and release PCM POWER switch on Control and
Indicator Panel, rack B. POWER switch plate glows
green when primary power is applied.
C. Make sure that all other power switches are on. The
meter on each panel should indicate II0-1Z5 volts ac,
and all three meters should indicate the same rms
value, ± 5%.
d. Check to be sure FAN POWER indicator lights on the
panels of the appropriate units are energized. A FAN
POWER indicator light is located on the front panel of
the PCM Decimal Display, the Data Quick Look Monitor,
the Error Monitor, the PCM Search and Lock, the PCM
Data Accumulator, and the Bits/Word/Frame Counters.
e. Observe READY light on front panel of the Digital Signal
Synchronizer (rack C). This light glows green when
synchronizer circuits are energized.
I!- 40
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f. Allow a 15-rninute warm up period to elapse for
stabilization of operating parameters. During the warm-
up period, make the following adjustments and obser-
vations :
I.
.
.
Select the desired operating mode for the Data
Quick Look Monitor with the CONTINUOUS/
SINGLE switches on the front panel of the unit.
Select the desired operating mode for the Error
Monitor with the RESET SELECTOR AUTO/
MANUAL switches for PARITY and FRAME SYNC
Rotate the PARITY and FRAME SYNC ERROR
SELECTOR switches on the front panel of the
Error Monitor unit to program the error
counters as desired.
Observe the TEMPERATURE LIMITS indicators
on the Control and Indicator Panel of rack B at
frequent intervals for indications of over-
heating. If an overtemperature indication is
observed, immediately remove secondary
power from the rack affected by reversing the
procedure of step e. i.
11=41
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_EC TION III
THEORY OF OPERATION
A,. INTRODUCTION
This section describes the function and theory of operation of the GSFC-
designed units comprising the STARS PCM Data Processor. The Bit
Synchronizer and Simulator Units are described in their respective manuals
provided by the vendor.
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In the following discussion reference is made to functional drawings included
at the end of every unit section. Figure iii-i explains the circuit symbols
and signal designations used in all drawings_figures). It should be noted
that the input-output line relationship in FA's and DM _ s or DMA's is collinear,
meaning that a trigger on the input line will produce a true (-6 VDCt output on
the output line collinear with the input line, and a false (0 VDC) output on the
other output line.
The theory of operation is presented in terms of logical functions which are
performed by the circuits involved without detail explanation of the actual
circuits. It is assumed that the reader is or will have acquainted himself r
with the basic function and operation of logic circuits such as flip-flop, one
shot, gate, etc. A detail description of circuits used herein is given in the
Computer Control Company's (3c) Instruction Manual For S-PAC Digital
Modules, dated 8 July 1963, and Section V of this manual.
In reference to FA and BC circuits, the terms Set and Reset are used to
designate the state of the output lines used. Set means "true" and Reset
....... ,,__I__,, tp _xrl.......... _-- " .... ":_ +^ be '1 .... +1' _+.z_l_n_ x ± q¢ ou ut. vv zJ.=zz ,_. _,..,u.L_.,.v_. _.,::,,:,_._,., ,.,,., ._,..,.,,..,_ ,_ means that
all of it_ "true" outputs used are forced to assume 0 vdc. In some cases
particular output pins are referred to as being set or reset. Also, the set
or reset side of an FA is arbitrarily designated by the vendor as indicated
in the S-PAC manual. This convention is not always followed herein.
Each subsection is preceded by a functional description of the unit, explain-
ing what the particular unit does in relation to the overall system and the
specific functions generated therein. The units covared in this section are:
Search and_Lock, B/W/F Counters, Accumulator, Decimal Display, Quick
Look, and Error Monitor. The first three units function in conjunction
with each other to generate the required signals. Therefore, when reading
about one of them, the reader may have to refer to figures and text descri-
bing _othe., others as well to find the source of certain signals mentioned
there"ft. The other three units function independently.
*(NOTE: Reference should be made to Fig. 111-35, Page III-6_, for
definition of symbols used throughout this Section. )
I
YTT
I
I
I
I SETLEVEL
CONTROL
(GATE)
I
I
I
I
I
I ,
I
I
I
I
I
I
I
SET RESET
INPUT INPUT
FA
RESET
LEVEL
CONTROL
(GATE)
D M (A)
ASSERTION
OUTPUT
I--1
/ L NEGATION
OUTPUT
SET RESET
OUTPUT OUTPUT
FLIP- FLOP ONE-SHOT
3_[- _°' J-q-
-I
L..../
(A)(B)=E
NAND GATE
5"
INVERTER
-L_F
-LF _
INVERTER-DRIVER
J--L
A+B=C
NOR GATE
//
TRUE LEVEL
OV
_°v_[L
FALSE PULSE
ov
-,V---I__I---
TRUE PULSE
Figure Ill-l. Circuit Symbols and Signal Designation
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B. SEARCH AND LOCK UNIT
FUNCTIONAL DESCRIPTION
The primary function of the search and lock unit is to lock the system in
synchronization with the input PCM data train. Until frame (or word I sync
is acquired the unit holds the system in a search condition. As long as the
system is in this condition data cannot be passed to the STARS buffer. To
acquire frame sync the search and lock unit operates in conjunction with the
bits/word/frame counters unit which sends pulses indicating the occurrence
of frame sync words. When a programmed number of frame sync patterns
are recognized in the search and lock unit in coincidence with the frame sync
....."_ +_ ...._y s+_'_,.,_is ],_rl_,_H _n _yn_hrnn_ 7.at_on with the input data.
If, after frame sync has been acquired, frame sync pulses are missed, the
search and lock unit will flywheel through a programmed number of missed or
invalid frame sync pulses before reverting to the search condition. Reacqui-
sibion of frame sync once the system is in the search condition is done
automatica lly.
Although seldom used, the search and lock unit has circuits for the acquisition
of word sync. When word sync is used, it is first necessary to acquire word
sync and then frame sync before the lock level is generated. The system
remains in the search condition until this occurs. The word sync pattern is
recognized in the search and lock unit. It must occur in coincidence with a
programmed number of end of word pulses from the bits/word/frame counters
unit for the acquisition of word sync. The flywheel function also operates for
word sync.
In addition to the search and lock operation the search and lock unit also
performs several other functions. It converts the serial input data train into
parallel form for use by the word sync, frame sync, and subcom sync recog-
nizers, and for distribution through the remainder of the system and to the
buffer; it generates Z-usec pulses from the input clock signal which are
counted in the bits/word/frame counters unit to determine end of word and the
occurrence of frame sync and subcom words, and which are used as strobe
pulses throughout the system; it automatically reverses the polarity of the
input data when it is determined to be out of phase with the clock signal; and
it gener_ates a reset pulse for the entire system.
THEORY OF OPERATION
Strobe and Clock Pulse Generation
Strobe and clock pulses are derived from the input clock signal by the strobe
generator circuit shown i,n figure III-Z. The clock signal is derived from the
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input data supplied by the bit synchronizer_ and occurs at the data bit rate. The
input clock signal is inverted at DI3-Z7 and then applied to DM5-9 and DM6-22.
Due to a second inversion at D13-16, the DM's will be alternately triggered
by the leading and trailing edge of every clo._:kpulse. The assertion output of
DM5 (pin 17) is designated C'_ and the negation output (pin 28) is designated
_-7 (both of which are strobe pulses)_ the assertion output of DM6 (pin i0)
is designated GD, and the negation output is designated CD. The GD pulses
trail the C' pulses by 180 ° • The phase and polarity relationship between the
various pulses derived from the clock signal is also shown in figure III-Z.
Search and Lock Function
ml
',.,_*_,U..L ±CL.L,..,,,-. _,.L a _/.L_-l ne acquisition of zram_" - sy-nc requires the _t_l,._-^:---"a^-_ ........... _ ^
grammed number of frame sync recognition pulses with the proper frame sync
word (or words). When this occurs the system is then locked in sync with the
input data train. Until this time the system is searching for frame sync. If
the satellite whose data is being processed uses word sync._ then this must be
acquired before frame sync. The system does not go to the lock condition
until both have been acquired. In the discussion of the search and lock unit
which follows the more usual case in which the satellite uses frame sync only
will be considered first, followed by the sequence of operations when word sync
is also used. It willbe assumed initially that the input data is in phase with
the clock signal, and then the case of out-of-phase data will be discussed.
The frame synz pattern is detected by the in-phase frame sync recognizer
(fig. III-3) which puts out a frame sync pulse (FS) each time the pattern is
recognized. The inputs to the in-phase recognizer are obtained from the
main shift register (serial-to-parallel converter_ fig. III-4) by patching them
to the proper shift register stages (complements of the frame sync pattern) so
_u_ _i_ -.... _...._i_ -_._,,.... _,, ;;,hen _1"_ ¢_r_ _ync n_rre_-n _nnea_.q without;,I.LC_LD (:_ '._1. LLL_L,LbO W,LA..a. '.,,'',, ,e..,,...,.a.,,._ _ _*_,-, _ ...... r- ......... z,-_7 ............
errors. _As an exampie_ assume that a satellite uses the eight-bit frame sync
pattern shown in figure Ill-lo The recognizer wou_d then be patched into the
stages of the shift register specified in the fi_gure. (For definition of true-
false outputs of shift register stages see paragraph on Serial to Parallel Data
Conversion. ) Patching into the shift register must be done so that the least
significant bit of the frame sync pattern is pate.bed into the least significant
bit stage of the shift register_ and suc:ceeding bits into corresponding shift
register stages. The order of patching into the recognizer is not important,
however_ recognizer inputs which are in exc'ess 9f a particular satellite 's
frame sync pattern must be patched to ground. A frame sync recognition
pattern of up to 3Z bits can be accommodated.
The recognizer may be programmed to tolerate from zero to five bit errors
in the frame sync pattern and still provide FS pu._.ses. This is done by patching
-6 volts to the appropriate patch point on the error detector cards. These
cards are designed by GSFC and are discussed in Section V_ Special Circuits.
The Dl's in series with each input to the error detectors invert the signals
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so that errors in the frame sync pattern will appear as "ones" at the error
detectors. If the number of "ones" does not exceed the allowable number of
errors for which the recognizer is programmed_ the output from the error
detector will be an analog signal more negative than -I. 5 volts, the threshold
voltage of the ST. This triggers the ST and a FS pulse is generated. When
there are more errors than the error detector is programmed to accommodate,
the output from the detector varies between zero and -I. 5 volts_ and no FS
pulses are produced.
FS pulses are checked in the in-phase frame sync circuit (fig. III-5) for
coincidence with frame sync word (FSW) pulses supplied by the words/frame
counter of the bits/word/frame counters unit. When the programmed number
of FS and FSW pulses appear in coincidence, the frame sync circuit generates
a word and frame lock level (WFL) which locks the data processor in sync
with the input data. While searching for frame sync three discrete combi-
nations of signals can occur: {i) (FS)(FSW'); (Z) (FS)(FSW); and (3) (FS)(FSW).
The first two comprise the search pulses, and the third is the lock pulse, the
only valid combination of two signals occurring in coincidence.
The in-phase frame sync circuit contains a search counter which speeds up
the acquisition of frame sync by continuously presetting the words/frame
counter until the frame sync pulse appears in the proper word, and a lock
counter which gives confidence that frame sync pulses which do appear in
the proper word are valid by counting a selected number before generating
WILL. The search counter also acts as a flywheel once the system is in sync.
The output of the search counter is patched to the search gate for the initial
search function, and to the flywheel gate for the flywheel function. For the
search function, the search counter is set for a smaller number of counts
than the lock counter. Before frame sync is acquired FS and FSW' pulses /
_va_d frame syr'ffc....."_=_ are _=+=rl toge_- == the _np,_ vn the co,nter
When the selected number of these pulses occur (usually a very small number)
DN7-ZI goes positive. This results in a FR pulse which presets the words/
frame counter to the correct count, and resets both the search and lock
counters. The process is repeated until FS and I_SW appear in coincidence.
Note that the first FS pulse is gated through DI9-Z5 and passes out DII0-Z3
as a FR pulse which presets the words/frame counter. This is done on the
assumption that the initial FS pulse is a "good" pulse. Consequently, the D_a
Processor will, in most cases, go into sync faster with a minimum loss of
data. If the assumption proves to be incorrect the search counter will preset
the words/frame counter in the usual manner until the FS and FSW pulses
occur simultaneously. The positive-going trailing edge of the first FS pulse
at FA6-ZZ resets the flip-flop. This puts D19-18 at the "zero" level which
prevents following FS pulses from being gated through. This condition
prevails until the flip-flop is returned to the set condition by an external
reset (ER) pulse or by the loss of frame sync.
The output of the lock counter is patched to NAND gate inputs U-18, -Z0, -ZZ,
E!l=5
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or -Z4 so that the gate is enabled after a selected number of gated FS and FSW
pulses h_e been counted. These gated pulses indicate that the frame sync
pulses ar_e appearing in coincidence with the proper frame sync word. When
DN8-9 goes positive FA6-Z7 goes to the "one" level. The system is now in
sync with the input data and WFL is sent to the accumulator unit and the bits/
word/ frame counters unit so that processing of data can now begin. If word
sync is used, word lock level is patched to C-Z3 where it is gated with frame
lock level to produce WFL.
When the lock counter reaches the selected count, it and the search counter are
reset, Also note that the gated FS and FSW pulses from DII0-34 result in FR
pulses which preset the words/frame counter each time they occur.
if frame sync pulses are missed after the system is in sync, the search
counter perforrps the flywheel function until a selected number of missed
pulses occurs. At this time frame lock is lost and the search counter resumes
the search function.
When the frame lock level is obtained DN7-34 and DN7-19 go to the "zero" level.
This inhibits both gates so that the input to the search counter is the gate with
FS, FSW and frame lock level as inputs_and the output from the counter is
through the flywheel gate. Each time a FSW pulse occurs without a coincident
FS pulse, the counter advances by a count of one. The system will then flywheel
until the programmed number of missed FS pulses occur. If this happens
DNT-17 goes positive. This causes a positive transition at FA6-Z9 which returns
the flip-flop to the set condition. WFL is now lost so that no additional data can
be dumped into the output register in the accumulator unit, and a dump command
is sent tO the buffer. The search and lock counters are also reset and the
words/frame mounter is again preset. The normal search function now resumes
to reacquire frame sync.
In case the satellite whose data is being processed uses word sync, then word
sync must be acquired before frame sync. Both are required to generate
WFL and place the system in the lock condition.
The acquisition of word sync requires that a programmed number of word sync
pulses (WS) occur in coincidence with end of word pulses (EWP) from the
bits/word counter of the bits/word/frame counters unit. While searching for
word____sync three discrete combinations of signals can occur: (1) (WS)(EW');
(2) (WS)(EW); and (3) (WS)(EW). The first two comprise search pulses, and
the third is the lock pulse, the only valid combination of two signals occurring
in coincidence.
Word sync pulses are detected by the recognizer circuit shown in figure 111-6.
Both the in-phase and out-of-phase recognizers are shown in the figure, A
word sync pattern of up to three bits can be accommodated. The recognizers
can be patched to tolerate one bit error and still put out a word sync pulse.
The in-phase recognizer provides both the word sync pulse, WS, or its
complement, WS.
1i1=6
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In-phase inputs are patched to points in the main shift register which will give
all "ones" when the word sync pattern occurs. The out-of-phase inputs are
patched to the complementary bit positions so that if the input data is initially
out of phase with the clock the sync pattern will be recognized in this circuit.
If the input data is initially in phase DN19-31 goes positive when the word sync
pattern occurs without errors, and DNZI-Z1 goes negative when the pattern
occurs with one _rror (or no errors). If the input data is initially out of
phase, DNZ0-Z1 goes positive when the sync pattern occurs without errors,
and DNZ1-7 goes negative when the pattern occurs with one error (or no
errors). Note that the outputs which allow one bit error also provide a word
sync pulse if there are no errors.
Word sync pulses and end of word pulses are compared for coincidence in
the in-phase word sync circuit (fig. 111-8). It is identical in construction
and function to the in-phase frame sync circuit.
Inputs to the search counter for the initial search function are gated WS and
EW' pulses. For the flywheel function the inputs to the counter are gated
WS an_ EW pulses and word lock level. The lock counter receives gate___ddWS
and EW pulses for its input. The first WS pulse received results in a WR
pulse which resets the bits/word counter. Word lock is obtained when a
positive transition occurs at FA6-Z6.
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_L is gated with frame lock to produce WFL, thus both word and frame sync
must be acquired before the Data Processor can be locked in sync with the
input data.
When the input data train is initially out of phase with the clock signal, the
frame sync {or word sync) pattern is detected in the out-of-phase recognizers
and compared for coincidence with FSW {or EW) pulses in the out-of-phase
frame or word sync circuit. The out-of-phase frame sync recognizer is
shgwn in figure 111-5. It is patched to the true 5it po_itions_:;_: _
the frame sync pattern in the main shift register so that the inputs will be all
"zeros" if the frame sync pattern appears without errors, but out of phase
with the clock. Operation of the out-of-phase recognizer is identical to that
of the in-phase recognizer discussed above. The out-of-phase word sync
recognizer has also been discussed above in connection with the in-phase word
sync recognizer.
Figure III-7 is the logic diagram for the out-of-phase frame or word sync
circuit. When word sync is used it performs the search and lock function to
obtain word sync only. If word sync is not used, it perfor, ms the same
function to obtain frame sync. In addition, it generates a signal which reverses
the phase of the input data when the search and lock function is completed.
The operation of the out-of-phase frame or word sync circuit is almost
identical to that of the in-phase frame and word sync circuits except that it
does not perform the flywheel function. This is not necessary as the circuit
does not operate after it completes the search and lock operation and reverses
! 111=7
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the polarity of the input data. The in-phase and out-of-phase search counters
and lock counters are set for the same number of counts.
If word sync is used the input to the search counter is gated WS' and EW'
pulses, and to the lock counter, gated WS' andEW pulses. When only frame
sync is used, the search counter receives gated FS' and FSW' pulses, and the
lock counter gated FS' and FSW pulses. The FR/WRpulses are used to reset
the words/frame counter when only frame sync is used, and the bits/word
counter when word sync is used.
A positive transition occurs at FAI6-Z6 when the lock counter has counted
the programmed number of gated WS'and EW or FS' and FSW pulses. This
causes FAI6-Z7 to go to the "one" level. The positive transition which
occurs at FAI6-Z8 as this happens triggers DMI4 which puts out a search
pulse. When only frame sync is used, the search pulse is patched to point
C-18 in the in-phase frame sync circuit so that WFL is generatedwhen the
search pulse is received. If word sync is used the search pulse is patched
to point C:-19 in the in-phase word sync circuit. When the search pulse is
received WL is generated, and th_ search and lock function to acquire frame
sync then begins. The search pulse is also fed back to FAI6-Z9 to reset
the flip-flop.
The positive transition at FAI6-Z8 also causes a reversal of the polarity of the
input data, so that search and lock operations will now be performed by the
in-phase frame sync circuit only.
Serial to Parallel Data Conversion
i
The main shift register (fig. III-4) receives data in serial form from the output
of data polarity inverter circuit (fig. Ill-Z) and distributes it in parallel form
through the system and to the buffer. Data is also required in parallel form
by the frame and word sync recognizers in the search and lock unit. The
shift register contains 3Z stages (Z 0 through Z 31) with the least significant bit
stage connected to the output of the data polarity inverter. The set output of
each stage is designated the true stage, and the reset output is designated the
false output. Note that the true outputs are connected to even numbered patch
points (VZ and UZ for the Z 0 stage) and that the false outputs are connected to
oddhumbered patch points (V1 and ¥Z for the Z 0 stage).
Data is strobed into the shift register at SRll-Z3 and -Z4, the level control
inputs, during the latter half of each data bit by C' pulses. The level control
inputs are active when at the "zero" level. To set a "one", for example, into
this _tage, the set level control must be at the "zero" level when the strobe
pulse arrives. Once a bit has been set in the first stage it is shifted through
the register by succeeding C' pulses.
The _et output of each stage is fed to the shift register output power amplifiers
II!_ 8
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located in the error monitor unit. Amperex indicator triodes connected to the
reset output of each stage monitor the contents of the register.
Data Polarity Inversion
When the input data is not in phase with the input clock signal the polarity of
the data must be reversed. The in-phase condition of the input data is defined
with respect to the clock signal, and is illustrated in figure III-Z. This
figure also shows the polarity inverter circuit.
When the input signal is any type other than modified biphase, patch points
A1 and C15 are connected, as are points DI6 and C17. Assuming that
initially FAT-Z8 is at the "one" level, the input data _-i!! be g=_a through
DIP-19 and then through DIZ-II. As a result of the additional inversion of
the signal through the latter gate, the output signal at D13-33 is reversed in
polarity with respect to the signal at DIZ-33. With the signal polarities shown
at this point in figure Ill-Z, a "one" will be strobed into the first stage of the
shift register.
If it is determined that the input data is out of phase with the clock signal, a
positive-going signal will be received from the out-of-phase frame or word
sync circuit which is applied to FA?-24 and -Z6. This triggers the flip-flop
and FAT-Z7 goes to the "one" level. Outputs from DIZ-6 and DIZ-16 are now
inhibited, and the input data is gated through DI3-Z0 and DIZ-9. As a result,
the polarities of the signals at DIZ-Z3 and D13-33 are reversed.
If the input data is modified biphase-coded, patch point AZ is connected to C 15,
and D17 is connected to C17. To accommodate it the synchronizer is set for
a NRZ-C signal at twice the bit rate of the incoming data. This results in a
clock signal at twice the bit rate which must be divided by two in the search
and lock unit. To 'accomplish this the input clock signal is fed through a flip-
flop before being applied toDM5_9.and DM6-ZZ. The modified biphase
data is passed through a conversion circuit so that the output at FAT-7 is a
standard biphase signal.
System Reset
The system reset circuit is shown in figure 111-6. It consists of a voltage
divider network, a ST, and a PA. Depressing the reset push button switch
causes a positive transition to occur at STZZ-17. This results in a negative
pulse from the ST. The pulse is inverted by the PA, which drives the external
reset lines in this and other units.
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C. BITS/WORD/FRAME COUNTERS UNIT
FUNCTIONAL DESCRIPTION
The bits/word/frame counters unit supplies FSW and EW pulses necessary to
acquire and maintain frame and word sync to the search and lock unit, and
acquires and maintains subcom sync. To do this the unit determines and
identifies the occurrence of end of words, end of frames, particular main frame
words, particular subcom words, and recognizes subcom sync patterns. It
consists of nine discrete circuits: a bits/word counter, a words/frame counter,
three frames/subcom counters, three subcom sync pattern recognizers, and a
subcom counter corrector.
The unit is designed to perform two distinct types of subcom synchronization;
one is the detection of a specific sync pattern, the other is making a natural
count of main frames located in a specific word(s). In the first case, the fixed
sync pattern is recognized and checked for proper location in the main frame.
This is an assynchronous subcom used, for example, by the S-17 satellite.
In this case subcom sync acquisition requires a subcom pattern recognizer used
in conjunction with a frames/subcom counter.
For the second type of subcom synchronization, the word in which the subcom
counter is located is checked every frame for a predetermined count of main
frames indicating the beginning or end of the subcom. This is a synchronous
subcom and is used, for example, by the S-49 satellite. Subcom synchronization
in this case requires using a frames/subcom counter in conjunction with the
subcom counter corrector circuit.
THEORY OF OPERATION
Bits/Word Counter
The bits/word counter is used to determine the end of words. Figure III-9 is
the logic diagram for this circuit. Since the input data is processed through
the Data Processor in NRZ there will not be a pulse for every data bit. For
this reason C' pulses are counted to determine end of word.
The outputs of the counter stages are patched to NAND gate DN6 depending
on the number of bits per word for the satellite whose data is being processed.
Until end of word occurs, EW' is generated at D17-6. When end of word does
occur, these pulses are cut off. At this time EWL is passed through NOR gate
DN6-13 to set FAI0. The output of FA10 then resets the counter. The counter
may also be reset by WRor WR/FR pulses from the search counters in the
search and lock unit as they perform their function.
A word advance pulse is obtained each time FAIO goes to the set condition.
liE=f7
!
I
I
I
I
I
I
I
I
I
I
I
I
I
!
I
I
I
This pulse is used to advance the words/frame counter.
Words/Frame Counter
Word advance pulses are counted in the words/frame counter to obtain FSW,
EFP, and frame advance pulses. In addition, any particular word (or words)
in a frame can be obtained at the output of the counter stages. Figure III- 10
is the logic diagram for this circuit.
For each word advance from the bits/word counter, a positive transition
occurs at DI9-6. The positive transitions are counted to give the word count.
Inputs to the counter reset gate (patch points W1 through W7) are patched to
the output of the counter _+_'_ that +_,,_ _,=+ .... ;]! be _,_bl_d when theo _= ,_S SO .... _ ........... . ..........
number of words in a frame have been counted. When this gate is enabled
EFP is generated at PAI6-Z6. On the trailing edge of EFP, FAI0-34 goes
positive, putting the FA in the set condition. The outputs of the FA then reset
the counter, A frame advance pulse is obtained at FA10-31 each time the
flip-flop goes to the set condition.
FSW is obtained by patching the counter preset gate inputs (patch points W8
through WI4) to the outputs of the proper counter stages to enable the gate
when the frame sync word occurs. (If the frame sync pattern is longer than a
single word, the gate is enabled when the last word of the pattern occurs. )
At this time FSW will be generated at DIg-IZ and its complement, FSW, at
DI9-ZT. Except for the time FSW is present, FSW' pulses are continuously
generated at D19-33.
Note that the Data Processor must be in sync with the input data if the FSW
_'-'-- -_-_-:-_ "_ in _+ 4_ _4_ ....... _+h _h,_ _r_ _yn_ word° Therefore.
before system sync is obtained, the counter is preset by FR or W/FRfrom
the search and lock counters, or by FSW, to the word number following the
last frame sync word. Thus if the last frame sync word is word number
three of each frame, the counter is preset to a count of four. This is the
count the counter should contain if the FS or FSW pulses which were obtained
are correct. ]By presetting the word/frame counter the acquisition of system
sync is speeded up, so that a minimum of data will be lost.
To preset the counter, patch points U1 through U7 are connected to the proper
counter dc set and reset inputs, patch points V1 through VI4, so that when
D19-16 goes positive the counter will be set to the desired count. The diodes
in series with the reset node input of each counter stage are necessary
because this input does not have a built-in buffering diode.
Subcom Sync Acquisition - Fixed Subcom Word Pattern
To obtain subcom sync when the subcom word patterns are fixed it is normally
necessary to detect the pattern in the proper subcom word. In some cases,
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the subcom word is followed by a verification word which must also be
recognized in the proper subcom word. After a fixed number of subcom
words have been counted, the verification word should then be detected in
a second pattern recognizer. If the verification pattern appears in the
proper subcom word, a pulse is then generated indicating the acquisition of
subcom sync.
Logic diagrams for the three subcom sync recognizers are figures III-II,
III-IZ_ and 111-13. They differ from the frame sync recognizers only in that
a NAND gate is available with the subcom sync pulse and WFL as inputs. A
positive output pulse is required in this case. For the operation of the subcom
sync pattern recognizer, see the discussion of the frame sync recognizer,
paragraph on Search and Lock Function.
The three frames/subcom counters differ in that counter no. 1 has seven
counter stages, and counters no. Z and no. 3 have six counter stages each.
Logic diagrams for the three are figures III-14, III-15 and III-16. For this
discussion reference is made to fig'_re !II-14, frames/subcom counter no. 1.
Using frames/subcom counter no. 1 in this application, the subcom word
recognizer is patched to point $13 and the verification word recognizer is
patched to point PI6. The recognizers should be patched so that S13 goes
negative and P16 goes positive when the words are recognized. Counter preset
gate inputs {patch points S1 through $8) are patched to the words/frame counter
so that the gate is enabled each time a subcom word occurs in a frame of
data. {That is, the subcom words for this particular subcom. The satellite
may have more than one subcom. For these subcoms other unique words in the
main frame will be subcom words. I Patch point N16 goes to the "one" level
each time a subcom word is detected_ so this point is patched to the counter
inp:at, P14. Thus the counter advances each time a subcom word is detected.
Counter preset patch points PI through P7 are connected to the counter preset
inputs Q1 through QI4, so tnat when FA10-31 goes to the "one" level the
counter will preset to the desired count. The outputs of the counter stages
are patched to the inputs of the counter auxiliary gate {patch points $9 through
$12, and Rg, R10, and Rll) so that the gate will be enabled when the number
of subcom words by which the verification word follows the subcom word
pattern have been counted. The output of this gate at RI3 is patched to GI6.
The counter reset gate is also patched to the output of the counter stages so
that the counter will reset at this time.
The sequence of operations is as follows: When the subcom word pattern is
recognized DI16-7 goes positive. At the same time the words/frame counter
should be at the subcom word so that DN9-9 will go positive. If both these
actions occur simultaneously FAI0--,31 goes to the "one" level and the counter
is preset (gsually to a count of one). Now each time a subcom word occurs
in the words/frame counter FAZ4-31 goes negative and the counter advances
by a count of one. The first subcom word was also counter in the same manner.
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After the number of subcom words by which the verification word follows
the subcom sync word have been counted, DN9-ZI goes negative which results
in a positive transition at FAZ4-Z6. Coincident with this, the verification
word should be recognized in a pattern recognizer so that FAZ4-Z5 will be at
the "zero" level. With this point at the "zero" level, the positive transition
at the reset input (pin Z6) will put the flip-flop in the reset condition. FAZ4-Z8
now goes to the "zero" level which results in a flag being generated in the
accumulator to indicate the acquisition of subcom sync.
Subcom Sync Acquisition - Variable Content Subcom Word
When the satellite whose data is being processed uses a particular subcom
sync word whose content increases by a count of one each frame, then repeats
itself after reaching a maximum count, a frames/subcom counter is used
with the subcom counter corrector circuit to acquire and maintain subcom
sync.
I
I
I
I
I
I
I
I
I
I
I
I
In this application there is only one subcom word per frame, and it is the same
word every frame. The frames/subcom counter is advanced by a count of one
each frame by EFP obtained from the words/frame counter. The content of
the counter is compared in the subcom counter corrector with the content of
the subcom word obtained from the main shift register. As long as there is a
one-to-one correspondence between the content of the subcom word and the
frames/subcom counter the system is in subcom sync with the data.
In operation, as long as the content of the counter corresponds with the content
of the subcom word nothing further occurs in the frames/subcom counter.
Should a preselected number of bad comparisons occur in succession, the
counter reset gates in the counter corre_tor will dump the subcorn _=ord from
the shift register into the counter preset inputs. With the counter now updated
to correspond to the content of the subcom word, the correspondence should be
maintained for succeeding frames. If not, the counter will be again updated
from the shift register after the selected consecutive number of bad comparisons
again occurs.
The frames/subcom counter preset gate (fig. 111-14) is patched to the output
of the words/frame counter (fig. 111-10) so that the gate is enabled each time
the subcom word appears. The pulse from the gate is used in the subcom counter
corrector (fig. 111-I?). It is obtained at patch point $14 and connected to C34
in the corrector. Both the set and reset outputs of each counter stage are
connected to the comparison circuit gates in the corrector. The counter preset
inputs (patch points Q1 through Q14) are connected to the counter reset gates,
also in the corrector. If the counter is to count less than 128 frames (its
capacity), then the counter reset gate must be patched into the outputs of the
counter stages so that the counter will reset when the highest frame number
OCCURS.
The input to the corrector is a comparator circuit for checking the content of
!
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the frames/subcom counter. Both the set and reset outputs of each counter and
shift register are patched to the input gates of the comparator. Patch points
EZ1 through E34 receive the outputs of the counter stages, and patch points
F21 through F34 receive the outputs of the main shift register stages. Since
there are 14 input gates, the length of the subcom word is limited to seven bits.
A four-stage counter is used to count bad comparisons. The output of the
counter is patched so a strobe pulse will be generated to dump the subcom sync
word from the shift register into the frames/subcom counter after a selected
number of consecutive bad comparisons have occurred. This number may be
two to eight, After eight consecutive bad comparisons the SUBFRAME COUNT
INCORRECT indicator located on the search and lock unit lights to warn the
operator that subcom sync has been lost.
The content of the subcom word in the shift register is available at the
series of NAND gates attached to patch points DZI through D34. These gates
are used to update the frames/subcom counter to agree with the subcom word.
Patch points DZI through D27 are connected to the set inputs of the counter,
and DZ8 through D34 are connected to the reset inputs. The gates are strobed
after the preselected number of consecutive bad comparisons have occurred.
Comparisons are continually being made in the comparator circuit since
it is patched into the main shift register. However, the only comparison of
interest is the one which occurs when the subcom sync word is in the com-
parator input gates. Therefore, the output of the comparator is strobed by a
negative pulse obtained from patch point S14 of the frames/subcom counter
when the subcom word occurs. This pulse is connected to patch point C34.
The output of the comparator circuit, DNZ4-ZI, is at the "zero" level for a
good comparison, and at the '_one" level for a bad comparison. If the com-
parison was good, DN24-9 goes positive when the subcom word strobe pulse
arrives, and the counter is reset. If the comparison was bad, DNZ4-17 goes
positive and DIZ3-Z3 goes negative when the subcom word strobe pulse arrives.
This results in advancing the counter by a count of one, and a positive
transition at FA10-15. The positive transition has no effect on the flip-flop,
as its reset level control (pin 16) is not at the "zero" level. Should the
preselected consecutive number of bad comparisons occur for which the
output of the counter is patched, FA10-16 will go positive. If the next com-
parison is bad= the positive transition at FAI0-15 will result in the flip-
flop going to the reset condition. This results in strobe pulses at DIZ3-1Z
and DIZ3-16 which update the frames/subcom counter to match the content of the
subcom word. FAI0 remains in the reset state until the next subcom word
pulse is received or the system reset pushbutton is depressed.
If eight consecutive bad comparisons occur BCZ5-9 goes to the positive
condition. This enables the attached NOR gate so that DIZ3-6 goes negative.
The SUBFRAME COUNT INCORRECT indicator then lights.
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D. ACCUMULATOR UNIT
FUNCTIONAL DESCRIPTION
The accumulator is an extremely versatile unit consisting of unrelated
counters, gates, flip-flops, one-shots, and indicators which may be con-
nected by patching. Its operation largely depends on the format requirements
of the satellite whose data is being processed. Certain common commands
are required by the buffer regardless of the satellite format, but the method
of generating these commands in the accumulator will likely be different for
each satellite.
Functions performed by the accumulator are:
(l) Generates commands for the buffer. These include data
present (DP), time present (TP), subcom sync (SCS),
dump, a special (or alternate) DP, and frame sync quality.
DP, TP, and dump will always be required. Which of
the others are used depends on the requirements of the
particular satellite. All buffer commands are positive
Z-usec pulses.
(z) Provides data to the buffer in a specified format and at
specific time intervals. Data is strobed from the data
register of the accumulator by the buffer following each
DP pulse. The data register can accommodate up to 32
bits; the first nine bit positions (Z 0 to Z 8) of the register
may be multiplexed to provide the frame sync bit error
count and the content of subcom no. i counter on the
regular data lines.
(3) Generates special flags such as subcom present, subcom
location in main frame of data, and frame sync quality
(or confidence).
(4) Detects a change in bit rate 'of the input data, and sounds a
buzzer to alert the operator. A flag is also sent to the
buffer at this time indicating change of bit rate. The
operator must then adjust the synchronizer to the new bit
rate in order to reacquire frame sync. ]Bit rate change
detection circuitry is included to meet a special require-
ment of the S-l? satellite.
In the theory of operation discussion which follows the operation of the accumu-
lator will be related to its actual use with the S-17 and S-49 satellites. The
unit functions in a different manner for each of these satellites,therefore_ the
reader should get a better idea of how the accumulator may be used to accom-
modate other satellites with different formats.
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THEORY OF OPERATION
Buffer Commands
The accumulator can generate a maximum of six commands for the buffer,
These include DP, TP, SCS, dump, alternate DP, and frame sync quality.
In_ figure III-18, the gate and indicator marked flag 1 is used to send
alternate DP to buffer and indicate that it has been generated. Likewise,
flag 2 is used for SCS_ flag 3 for dump, and flag 4 for frame sync quality.
Probabi V every command __ _
.: not be needed for a particu!ar satellite, so
those not needed are not generated. All commands are initiated at the end
of specific words or at end of frame. However, due to buffer timing, all
commands are delayed before being sent to the buffer. SCS and dump are
always generated at end of frame. If, for example, frame sync "is lost, the
dump command is automatically generated, but not until end of frame so
that the frame being processed when sync was lost will be passed to the buffer
before processing stops. All commands are inhibited by the buffer when it
is not able to accept data.
Data present commands instruct the buffer to st:robe data being held in the
accumulator data register. If the buffer is able to accept data at this time
it does so. Data is also strobed into the accumulator data register each time
DP is generated. For the S-49 satellite° a DP pulse is generated every
three words; for the S_17_ at the end of every two words.
EW pulses are counted to obtain DP for S-49. The pulses are counted by
binary counter BCZ0 (fig. III_19) whose output is decoded by NAND gate DNIO.
Each_ time three EW pulses are counted a DP p_ise is obtained at patch point
GI4. BCZ0 is reset at this time by DMAZ7 whose outp_It is patched to Hi4.
The one=shot is triggered by NOR gate DP and EF pulses obtained from gate
3 (fig. III-._). The output from gate three is also patched to DI (fig. III-90)
where i* is used to strobe data into the accumulator data register. From
GI4_ the DP pulse is patched to DMAZ5 (f.ig. llI=!8). DMA25 provides a 60-
usec delay, and then triggers DMIZ (fig. II!-ZII. The output pulse from
D.MIZ (DP' 1 is taken from JIZ and patched to EIZ of gate Z and DII of the
frame sync q,_ality ilip_fiop PAl3 (fig. ill-18}. DP is gated with E----Fingate Z.
?['he output from gate Z is taken at E 14 and gated with (WFL)(DL) in gate 4.
(WFL)(DLi is gated with all commands so that if frame sync is lost, commands
canz)ot be sent to the buffer. (It is obtair,.ed at patch point BI, figure III-Z0).
The output of' gate 4 is patched to I415 to trigger DMA?,6 which provides the
DP command for the buffer.
For the S-!7 satel:dte a DP pulse is required at the end of every two words.
Tberefore_ EW, (WFL)!DL)_ and the 2_'bit from the words/frame counter are
gated together at DNI0 (fig. III-20) to obtain DP. The outpu_t of the gate is
taken at J!? and patcbed to DMAZ5 (fig. III_lS). DMAZ5 provides a 60-usec
delay_ and then triggers DMAZ6 whose output pulse is the buffer DP command.
The DP o,_tput pulse from NAND gate DNI0 also strobe data into the accumulator
data register.
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The time present command instructs thebuffer to strobe time from the time
decoder. For the S-49, TP is initiated at the end of each frame, and sent to
the buffer after an 80-usec delay. For the S-17, the command is initiated
at the end of word 1 of each frame, and sent to the buffer after the same delay.
EF and (WFL)(DL) are patched to the time present gate (fig. III-18) for S-49.
The output of the gate is patched to JZ where it triggers DMAZ7. After a 80-
usec delay, the output pulse from DMAZ7-10 is sent to the buffer as the time
present command. The command for S-17 is generated in the same manner
except that word 1 from the words ]frame counter is patched into the time
present gate along with EW and (WFL)(DL).
The subcom sync command instructs the buffer to start writing records at a
specific frame. It is generated at end of frame and transmitted to the buffer
after a delay.
For the S-49, gate 1 (fig. 111-18) is patched into the output of subcom counter
no. I so that the gate is enabled on a count of IZ7. The output of the gate is
patched to J7, the level control on FA23 (fig. III-I_). EF is patched to the
reset input of the flip-flop (J8) so that it goes to the reset conditions with the
arrival of the first EF pulse after gate I is enabled. The output of FAZ3 (JS)
is patched to J6, the input of NAND gate DIZZ. The other inputs to the D1 are
EF and (WFL)(DL). DMAZ6-Z5 is triggered by the gate output, and provides
a Z40-usec delay. Patch points J9 and J4 are connected so that the output
at DMAZ6-31 triggers DMAZ6-ZZ. The output of this DMA, B3, is patched to
the flag Z input gate (fig. 111-18) along with WFL and (WFL)(DL). Each time
the gate is enabled a subcom sync command is sent to the buffer.
For the S-17 satellite, every other subcom sync command generated is sent
to the buffer. This is done by placing a flip-flop to perform a divide-by-two
function between the DMA which provides the necessary delay and the output
DMA.
To generate the subcom sync command for this satellite, SCIS'is patched
to the level control (J7) of FAZ3 {fig. III-19). Gate 1 (fig. III-18) is patched
to subcom counter no. 1 so that if is enabled by word 47 or 48 of subcom I.
The output of the gate is patched to the reset input (J8) of FAZ3, thus the
flip-flop goes to the reset condition when word 47 or 48 of subcom 1 occurs,
provided subeom I sync has been acquired. The reset output at FAZ3-6 is
patched to J6, one input of DIZZ. The other inputs of the DI are connected to
EF and (WFL)(DL) so that DMAZ6-25 is triggered when end of frame occurs.
The output of the one-shot is wired to FAZ3-13 and -15, the set and reset
inputs of the flip-flop, so that FAZ3-11 is at the "one" level for alternate
subcom sync pulses. The output of the flip-flop (J3) is patched to J4, one
input to NAND gate DIZZ. (WFL)(DL) is patched to the other gate input (K3).
Each time FAZ3-11 goes to the "one" level there is a Z-usec pulse from DMAZ6-10.
This pulse, along with WFL, is patched to the input of the flag Z gate. Each
time the gate is enabled a subcom sync command pulse is sent to the buffer.
A dump command is generated whenever frame sync is lost. It is initiated at
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end of frame and sent to the b_affer after a Z40-usec delay. The dump circuit
functions identically for both the S-49 and S-I? satellites. (WFL)(DL) is
permanently connected to DIZZ-19 (fig. II!-!°). If frame sync is lost, (WFL)(DL)
goes negative, and triggers the attached DMA which, after a Z40-usec delay,
triggers DMAZ5-Z2. The output from the latter DMA (BZ) is patched to the
input gate for flag 3 where it is inverted and passed on to the buffer.
The S-49 satellites generate a frame sync quality command which instructs
the bluffer to generate a frame sync quality flag. This command is generated
at the end of each frame so long as the frame sync bit errors do not exceed a
.Lh_ set contro_ frame sync qualitypredetermined n t_mbero _' = level _ of the
flip-flop (fig. iII-IS) is permanently connected to the frame sync error indi-
cator in the error monitor unit. As long as the set number of bit errors does
not occur the level control remains at the "zero" level. The set input of the
FA (C15) is patched to CD; the set output (BZ0) is patched to the flag 4 input
gate along with EF. As long as frame sync quality is good the command is
sent to the buffer at end of frame. If the quality goes bad, FA13-33 goes to the
"one" level and the command cannot be generated. The flip-flop is returned
to the reset condition each frame by patching DP' to DII.
Data Register and Output Circuits
The accumulator data register receives the output of the main shift register
from the shift register output power amp!ifiers located in the error monitor
unit, and passes it to the ba,tffer in a specific format and at specified time
intervals. The output of each stage of the register is passed through a NAND
gate or a DI inverter which isolates the accumulator from the input circuits of
the buffer. The first nine bit positions {Z0 through Z8) of the register may
be multiplexed with the content of the frame sync bit error counter and subcom
counter no. I_ so that this information may be sent to the buffer on regular
data lines when desiredo
Up to 32 bits can be accommodated by the.... da*a_,,register_ (fig. lIT-Z0}.. I_.the
last five stages of the register are used (Z Z4 through ZSI), their outputs must
be patched to the D! inverters identified by indicator triodes number Z8 through
3Z shown in figure Ill=Z1. Indicator triodes 19 through ZZ (fig. II!-Z0) may be
shared, therefere_ if they are to be used with the data register they must be
patched to register stages Z 18 through ZZI. Note that: the reset output of the Z0
through Z 8 register stages are used., whereas the set outDuts of the 29 through
231 stages are used. This is because the outputs of the g73 through 28 stages
are used as inpz_ts to NAND gates: the remaining stages are merely passed
through DI inverters to the buffer.
Input data is fed to the level control inputs of each FA of the data register. An
FA will go to the set or reset condition when strobed depending on whether the
set or reset level ccmtrol is at the "zero" level when the strobe pulse arrives.
The n_mber of bits dumped into the data register and sent to the buffer is
dependent on how often DP pulses are generated. The S-17 word consists of
eight bits; the S-49 word consists of nine bits. Since a DP pulse is generated
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at the end of every other word for the S-17, sixteen bits are strobed into the
register for each DP pulse. For the S-49 a DP pulse is generated every three
words, se that Z7 bits are strobed into the register for each DP pulse.
Strobe pulses for the register are obtained by patching into Datch points D1 and
KIT. Gated EW pulses and 20 pulses from the words/frame counter are used
as strobe pulses for the S-17. The output of the gate at patch point J17 is
also used as the DP pulse for this satellite. Strobe pulses for the S-49 are
obtained by patching (DP)(EF) pulses to point DI.
Data cannot be strobed into the register until WFL is obtained, or if WFL
is lost after the system is in sync. The buffer also prevents strobing data
into the register when it is not ready to receive it by inhibiting Dill-13.
WFL is patched to point Gi?. When the system acquires sync FA9-i4 goes
t,_ the "zero" level, so that the first EF pulse (patched to HIT) causes the
flip-flop to go to the set condition. The strobe gate is now enabled and data
can be strobed into the register. If WFL is lost, or if the data sync inhibit
line from the buffer goes positive_ FAg-16 goes positive and the next EF pulse
causes the flip-flop to go to the reset condition, inhibiting the strobe gate.
The output of the flip-flop at patch point B1 is also used to control command
gates so that commands cannot be sent to the buffer if the flip-flop is in the
reset condition. (WFL)(DL) is obtained at this point. This flip-flop is
also controlled by the DATA PRESENT-DATA DELETE switch, SWI. With
the switch in the DATA DELETE position, FA9-16 goes to the positive level
so that the next EF pulse puts the flip-flop in the reset condition. Thus data
cannot enter the register, nor can commands be sent to the buffer.
The buffer output circuits (fig. III-Z!) receive the output of the data register
and makes it available to the buffer. When required, the contents of the
frame sync bit error counter and subcom counter no. 1 can also be trans-
ferred through this circuit to the buffer. The Z0 through Z 8 bits from the
data register are fed to NAND gates con tro_e"___u by the output at FAI3-Z7. The
Z9 through g31 bits from the register are passed through DI inverters and on
to the buffer. When the 2 Z7 through Z31 bits are required, they must be
patched to the DI inverters identified by triode indicators no. Z8 through 3Z.
These same inverters may also be used to send special flags to the buffer.
If the contents of the frame sync bit error counter and subcom counter no. 1
are to be sept to the b_zffer, FAI3oZ8 must be at the "zero" level. For the
S-49 satellite this is done by patching EF to K5. This enables the gates
attached to the frame sync bit error counter and to subcom counter no. I, and
inhibits the gates attached to *:be Z 0 through 28 stages of the data register.
FAI3-Z8 is returned to the "one" .level by the first DP pulse of the frame so
that data can be passed through the gates to the buffer. This circuit is not
used for the S-17. For this satellite, EF pulses are patched to K6 to ensure
that the data gates remain enabled.
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Special Flags
Special flags are sent to the buffer to indicate such things as subcom present,
subcom locations in the main frame, end of file, and frame sync quality.
The flip-flops identified as auxiliary flags and indicators in figure III-18 may
be used for this purpose, as well as any available gates in the figure. Flags
may be sent to the buffer over regular data lines by patching into K9 through
KIZ, J15 and J16, or AZ0 (see fig. III-ZI). The frame sync quality flip-
flop and two of the auxiliary flag flip-flops {FAI4-1Z and FAI5-Z8) are
permanently connected to output lines.
Only one flag (subcom syncl is generated for the S-49 satellite, whereas ten
flags are generated for the S-17. For the latter satellite, the occurrence
of the three subcom syncs, particular words in each subcom, and two frames
_,(a!! "ones" are flagged, as are change of bit rate and frame sync quality.
Four examples will be discussed here: three are rather routine, and the fourth,
"two frames of allOnes" for the S-17, requires the use of flip-flops included
in the accumulator specifically for this purpose. The change of bit rate flag
will be discussed in paragraph on Bit Rate Change Detector in connection
with the special circuit used to detect change of bit rate.
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The subcom sync flag for the S=49 is obtained at the time the subcom sync
command is initiated. The subcom sync flag pulse is taken at patch point J5
(fig. 111-197 passed through an inverter, and sent to the buffer by patching
the inverter output to KI0 {fig. 111-21}. Subcom no. 1 of the S-17 is flagged by
patching SCIS' to the set level control (DI47 of FAI3, and the Z5 bit from
subcom no. 1 counter to the set input {DIZ} of the FA {fig. 111-187. The output
of the flip-flop (DIS} is sent to the buffer by patching to Kll (fig. III-ZI}. EF
is patched to DI3 to return the flip=flop to the reset condition. Word Z of
subcom no. i is flagged by patching the ought of the subcom no. 1 flag flip-
flop {D157 to the set input {C12} of FA14. Z_ from the words/frame counter
is patched to the set level control {Cli} of the flip-flop. Thus if subcom 1
sync occurs while _is at the "zero" level, the flag which is generated
indicates that subcom no. 1 occurred in word Z of the main frame. The flag
is sent to the buffer by patching the flip-flop o_tput (C147 to J16 {see fig. III-ZI}.
This flip-flop is also returned to the reset condition by patching EF to the
reset input.
To generate the flag indicating two frames of all "ones" for the S-17, the two
four-stage counters shown in figure 11i-19 are used in conjunction with the
two FAI5 flip-flops shown on the same figure. The two counters are connected
by patc1-_ing HIZ to El3 and H14 to H15 to form a single eight-stage counter.
A frame of all "ones" gives a count of 19Z, therefore, the counter output
gate is patched into the counter to decode this count. Input to the counter is
the Z0 bit from the main shift register obtained at patch point CZ {fig. III-Z07.
The gate output is taken at G13 and patched to HI and HZ, the inputs to the
two FA15 flip=flops. When the first count of 19Z occurs FAIS-IZ goes to the
"zero" level° The other flip_flop was not affected because its level control,
FA15=19, was at the "one" level. Now that this point is at "zero" level, the
!
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next count of 19Z causes FAI5-7 to go to the "zero" level,
sent to the buffer. Jl is patched to K9 for this purpose.
reset at end of frame.
and a flag is
The counter is
Bit Rate Change Detector
Data from the S-17 is transmitted at two bit rates. Real time data is sent at
400 cps, and recorded data is sent at 7. p kc. The first data on an analog tape
for one pass of the satellite will be real time at the low bit rate followed by
recorded data at the high bit rate. In some cases the bit rate on the tape may
go from the high rate back to the low rate. The bit rate change detector
circuit sounds a buzzer which alerts the operator that the bit rate has changed.
He then must set the synchronizer to the new bit rate so that the Data Processor
c:an reacquire sync. If the data goes from the low bit rate to the high rate_ and
then back to the low, a stop command is sent to the buffer indicating end of file.
The buzzer also sounds in this case. Figure III-21 contains the logic diagram
for the bit rate change detector circuit.
The input data is fed through a DI inverter to FIL6_ a special circuit card
containing four bandpass filters. One filter passes 400 cps and a second
passes ?. Z kc. The two remaining filters are tuned to four times these
_._l_,_,_leS SO +_'_+ _ I_,-_ +-_,_= _-_ k_ _-.-,_._==_,q _f 4_ - f_,_ f]n_ _-_,_,q_,q
speed. The output from the filter which will pass the input frequency is fed to
SC8. This special circuit card contains an emitter follower for each output
from FIL6. The signal from SC8 then triggers a ST. Special circuit cards are
discussed in Section V.
The first data on the input tape will be at the low bit rate (400 cps, or four
times this if the tape is played back at four times the recorded speed). FAI3-31,
FAI3_6, and FAI3-11 are all at the "zero" level as a result of ER pulses when
the system is initially started. This places D!Ii-30 at the "zero" level and the
gate is inhibited. The ou_tput from DIll-16 cannot pass further, so nothing
happens until the bit rate changes from low to high.
I
I
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When this occurs, there will be an outp,xt from ST10-10 or STI0-Z7, depending
on whether or not the input tape is being played at the recorded speed, or four
times the recorded speed. As a resu!t_ a positive transition occurs at DMIZ-Z5,
_'_ring.._,_,_+_..o._. ..._._.. sh_,+_. __Pa-__._patched to K!0 +_._ +h_ _-h=,g_ _,_ k_ _
The positive pulse from the one-shot places FAI3-31 and FAI2-11 at the "one"
level (K13 is patched to KI4). The buzzer now sounds. It is cut off by WFL
at FAI3-31 when the Data Processor again syncs with the input data at the new
bit rate° FAI3-31 remains at the "one" level so that if the bit rate returns
from high to lo'w_ a signal can be gated through DIll-Z6 to again sound the
buzzer al__rm and send a stop command to the buffer°
Should this high to low change of bit rate occur_ DIll-Z3 will go positive
triggering the one-shot at DNdlZ-Z6, and putting FAI3-? in the "zero" state.
The buzzer now sounds and a stop command is sent to the buffer indicating end
of file. Before processing of data can begin again, the synChronizer must be
readjusted for the low bit rate and the external reset button must be depressed
to reset the three flie_flops in the bit rate ¢.bange detector circuit.
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E. ERROR MONITOR UNIT
FUNCTIONAL DESCRIPTION
The error monitor unit gives a visual indication of frame sync bit errors and
parity errors. Signals are also sent to the accumulator so that flags may be
generated to indicate the occurrence of a predetermined number of frame sync
bit errors. Located in the error monitor unit are the power amplifiers for
the main shift register. These amplifiers distribute the input data from the
register to the bits/word/frame counters unit_ the accumulator unit, and the
quick look monitor unit.
THEORY OF OPERATION
Frame Sync ]Bit Error Monitor
The frame sync bit error monitor is made up of the frame sync bit error
register (fig. III-ZZI _ the bit error counter and the frame sync error indicator
circuit (fig. III-23). The input gates to the shift register are patched to the
complements of the frame sync pattern at main shift register output PA's
(fig. III-_4_). If there are no errors in the frame sync pattern the input to each
gate used will be a "zero" when the gates are strobed. Errors in the pattern
will result in "ones" at ga_e inputs where errors exist. When the gates are
strobed_ the gates witb "one" inputs will set a "one" (an error) into their
attached shift register stages.
FSW pUolSes (once per frame) are used to strobe the input gates_ a_d thus load
all errors ("ones") into the shift register. The pulses are inverted by the PA'
driving the strobe lines_ so the lines go negative when the pulses occur.
pulses shift the detected errors through the shift register and into the frame
sync bit error counter.
The outp_ats from the frame sync error shift register (SR14_6, SR14-9) are fed
to the set and reset level controls (pins 35 and Z3) of FAI9 (fig. III-Z_). Each
time a "one" is shifted out of the register to FA19-Z5 the reset level control
at pin 33 'will be positive and allow the C' pulse to set FAI9-Z8. The NAND
gate at the output, of the FA is strobed by a CD pulse which sets a "one" in the
five_ stage counter.
I_ • _'_ •
S_l_ng and counting cf bi._errors begins at the end of the frame sync word
following the FSW pulse and may take the entire time interval corresponding to
all frame sync bits. The frame sync quality level at FAI9.-II is therefore
established at the end of the last frame sync bit once every frame.
The contents of the counter are continually monitored by indicator tr$odes
connected to the reset output of each counter stage. The set outputs of the
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counter stages are sent to the accumulator unit. Error selector switch S1 and
the NAND gate network at the set output of the first three counter stages
permits programming the number of bit errors which must occur before the
excessive bit error indicator lights, and a signal is sent to the accumulator to
indicate that this has occurred. This latter signal is obtained at FAI9-11. It
is sent to the accumulator as an indication of frame sync quality.
The counter is reset by each FSW pulse or by the system reset push button.
The excessive bit error indicator FA is reset at this time if the AUTO-MANUAL
toggle switch is in the AUTO position. If the switch is in the MANUAL position
the FA is not reset until the push button switch, $3, is depressed. The
excessive bit error indicator glows until this FA is reset.
Parity Error Monitor
Parity errors may be monitored by connecting patch point JZI (fig. III-Z3) to
the Z 0 position in the main shift register. The bit from the register is gated
with CD so that DIZ0-34 goes positive for every bit which passes through the
register. This causes the FA attached to DIZ0-34 to alternate between the
set and reset condition for every "one" bit. If odd parity is being checked the
set output (pin 31) will be at the "one" level if there is an error; if even parity
is being checked the reset output (pin 30) will be at the "one" level if there is
an error. The two NAND gates at the outputs of the FA are strobed by FAIg-Z8
at the end of every word. C' pulse resets FAI9-Z8.
The total number of parity errors is accumulated once per frame. The parity
error counter is reset by the EF pulse every frame. It is clear that parity
errors are detected only when a parity bit is added to every telemetry word.
Depending on whether odd or even parity is being checked, HZI or HZ2 is
patched to the input of the error counter, JZZ. Errors are counted until the
arrival of the EF pulse which resets the counter. The contents of the counter
are monitored by indicator triodes connected to the reset output of each counter
stage. Excessive parity errors are indicated by a UI-30 which glows after
the number of errors selected by switch $4 have occurred. If the AUTO-
MANUAL toggle switch is in the AUTO position, the FA driving the UI-30 is
reset with the counter and the indicator is extinguished. If the switch is in the
MANUAL position_ the indicator glows until the reset push button switch is
depressed.
Shift Register Output Power Amplifiers
The shift register output power amplifiers distribute the data in the main shift
register (serial-to-parallel converter) through the Data Processor. Figure
II!-24 is the logic diagram for this circuit. There are two PA's in series for
each of the 3? stages of the shift register. Input to the PA's is taken from
the set output (true) of each stage. Due to signal inversion in the PA's the
IZI_43
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output at PA4-16, for example, is the negation of the input signal, and the
output at I:'A4-Z5 is the assertion of the input signal. Connectors no. Z and 3
route the data into the bits/word/frame counters unit and the accumulator;
connectors no. 4 and 5 route it to the quick look monitor. Note that the
assertion outputs are on the odd numbered connectors and the negation outputs
are on the even numbered connectors.
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F. QUICK LOOK UNIT
FUNCTIONAL DESCRIPTION
The quick look unit provides two 16_bit binary registers with Amperex indicator
triodes to display in binary form telemetry data words: frame synco subcom
s>'nc, and experimenter's data, and eight 8-bit digital-to-analog converters to
record data on a strip chart in analog form. The outputs from the D/A con-
verters are fed to the oscillograph arnFl.ifiers which, drive the CEC recording
oscillograph. For flexibility in! programn_ing, eight auxiliary gates are
included in the quick look unit.
The content of the rnain shirr register, the words/frame counter, the three
iraznes/subcG.rn counters, and EW are all available at the patch panel of the
unit. Any of these data may be monitored by using the binary registers, or as
n%any as eight gro-_ps of eight bits each may be converted to analog signals for
recording by the oscillograph.
Patching of data into the decimal display unit is done at the quick look unit
patch panel. Thls any of the data available at the patch panel may be displayed
in decimal form by the decimal display unit.
THEORY OF OPERATION
B ina r'___s ter s
The two binary registers are identical. Figure 111=25 is the logic diagram for
register no. I; figure III-Z6 is tlhe logic diagrarr_.,for register no. Z. Each
register consists of 16 FA's connected for parallel, information drop-in. Input
data is fed to the set and reset level controls en each FA. All ac set and reset
inputs are tied toge.ther to f<,rm a con,_rnon strobe line. When this line goes
positive the data at the level controls are dropped into the individual FA's. An
FA will assume the set or reset state depending on which level control input is
at the "zero" level when the strobe line is pulsed. That is, if a set level control
is at "zero" when the register is strobed, then the FA will assume the set
condition.
The indicators are driven by the set output of each FA, e.g., FAZ4, pin Z8.
Therefore, in order to display the true (one) data bits, the set and reset level
controls of each FA must be patched respectively to the true and complem.entary
outputs of the shift register or counter stages. Now, when the data lines are
strobed the false outputs (positive) will enable the FA's to be reset, thus
providing positive levels to drive the indicators.
Strobing of data into tbe registers is accomplished by means of gating the EW
p_lse with any main or subcom frame word the data of which is to be displayed.
]lZX=.%8
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The patchabie inputs to PAZZ and DIZ3 are used to multiplex two additional data
words so as to enable the display of three alternate words per frane.e by each
register. The selection of words to be displayed is made by patching the
corresponding word counts of the W/F or subcom counters and EW to the driver
gate or any of the auxiliary gates. Patch panel pins and signals are given in
figure III-ZT.
With the CONTINUOUS-SINGLE toggle switch in the CONTINUOUS position, the
display changes as the input data changes. With the switch in the SINGLE
position, depressing the push button switch will hold a particular display for as
long as desired. The push button switch grounds one leg of the strobe line
input NAND gate. With this gate inhibited the strobe line is inoperative and
new data cannot be placed in the register. The data in the register at the time
the push b_Itton switch is depressed remains there until the switch is released
and a strobe pulse arrives.
Digital-to-Analon_ Conve rte r s
The eight digital-to-analog converters are all identical. Their logic diagranls
are figures III=Z5 through IiI-g8. Each converter consists of an eight-bit input
register, and two LP-30 D/A converters connected to receive an eight-bit
input. The reference potential for the LP-30:s is -I0 volts.
The input registers are connected for parallel information drop-in and function
in the same manner as the two binary registers. The analog output voltage
from the ZP-30's is a portion of the reference voltage, and is deterrninedby
the combination of "ones" and "zeros" at the input. If the input is all "zeros"
the full reference vc,ltage will appear at the output. As the combinations of
input bits increase in numerical value, the output voltage increases in the
positive direction until an all "ones" inp_t gives a 0=volt output.
The output fror_ the D/A converters must be an_plified to drive the recording
oscillograph galvanometers. This is done in the oscillograph amplifier. The
oscillograph amplifier is a GSFC-designed unit. It is discussed in Section V,
Special Circ_..its, of this manual..
Auxiliary_ Gate s
Eight auxiliary gates are included in the quick look unit (fig. IiI-ZT). They may
be used_ for example_ to obtain strobe p°alses by patching into the outputs of
T:he counter stages available at the patch panel. Since patching for the decimal
display unit is done at the quick look unit, the gated EW pulse needed by the
decimal, display is obtained by using auxiliary gate no. 7 and no. 8.
Each gate has eight input legs. A buffer-diode is connected in series with each
input. The cathodes of all the input diodes for a gate are connected to the node
of a DI. The outputs of gates no. 7 and no. 8 are fed to the decimal display unit
through a rear connector. Gate no. 7 is used to supply the gated EW pulses for
Word B of the decima] display_ and gate no. 8 serves the same purpose for Word A.
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G. DECIMAL DISPLAY
FUNCTIONAL DESCRIPTION
The decimal display unit converts an input binary number to BCD, and
provides a Nixie display of its decimal equivalent. It contains two identical
binary-to-BCD converters with Nixie displays, each of which will accept an
input of up to 16 bits. Each converter consists of a control circuit and five
decade converters. Since the largest decimal number which can be represented
by 16 binary bits is 65, 535, the five decade converters and five Nixie tubes are
required for each binary-to-BCD converter.
Input data for the decimal display unit is obtained from the patch panel of the
quick look unit (fig. III-27), thus any of the data available there may be fed into
the decimal display. Except for sharing a common patch panel the decimal
display and quick look units operate completely independently of each other.
THEORY OF OPERATION
General
Each binary-to-BCD converter consists of a control circuit, five decade con-
verters, and five Nixie drivers. The display labeled WORD A on the front
panel of the unit is identified in the figures as Binary/BCD Converter No. 2;
WORD B is identified as Binary/BCD Converter No. I. Logic diagrams for
converter no. 1 are figures III-29 and III-30 (typical)_ for converter no. 2
figures III-31 and III-3g (typical). In the discussion which follows reference is
made to figure Iii-29, the control[ circuit for binary-to--BCD converter no. i, and
to figure III-30, decade no. 1 of the same converter. The Nixie drivers are
discussed in Section V_ Special Circuits.
Control[ Circuit
The control circuit: (fig. III_291 generates the necessary shift and strobe pulses
(except for the initial strobe pulse) to perform the binary-to-BCD conversion.
It also contains a 16-stage shift register to receive the binary input from the
quick look unit patch panel. The last stage of the shift register serves as the
least significant bit stage for decade converter no. 1 (fig. Iii-30). For this
reason, only 15 shift pulses are required for each conversion cycle. Following
the 15th shift pulse the bit in the first stage of the shift register (the 2° stage)
will[ be in the last stage (the 2-15 stage) where it represents the least significant
bit for the least significant digit of the Nixie display. The last stage of the
shift register is therefore the only stage which may ever require resetting.
7"_7 r.,,
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A conversion cycle is started by the arrival of a gated EW pulse. This pulse has
four functions :
I. It resets the decade register stages {BC's) in the five converter
de cade s.
It strobes the shift register input gates, setting a "one" into
each stage of the shift register which has a "one" at its input
gate. (Loads the binary data word to be converted. }
. It resets the last stage of the shift register if the stage is in
the "one" state from the previous conversion cycle, and the
input to the stage for this cycle is a :'zero:;
. It enables outputs from the MV which are used to generate
the shift and strobe pulses for every conversion cycle.
As shown in Figure 1I_I-29, two distinct signals are generated by the converter
control circuits: Reset and Strobe pulses. The reset pulse is derived from the
GEW pulse which is stretched from Z us to 10 us. This duration is necessary
in order to reset all Z0 stages of the 5 converter decades. The trailing edge of
this pulse is used to set FAZ-Z8 which enables the MV pulses. These pulses are
used to generate the strobe pulses which shift the contents in the shift register
and complement the decade stages.
w
To begin with, the strobe pulse counter is reset by ER so that DN6-9 has a
positive level. This inhibits the PA from sending out the first MV3-6 pulse.
The first pulse is counted, however, and thus DN6-9 becomes negative to enable
the next and subsequent pulses to be passed by the PA. These pulses are
illustrated in figure III-33. It is seen that only 15 pulses are passed for every
conversion cycle. The 16th pulse fills the counter which resets FAZ-Z8 and
causes DN6-9 to go positive again. This action disables the MV pulses and
prevents the first MV pulse of the next conversion cycle from passing through
the PA. The generation of 15 strobe pulses is now completed. The next cycle
is started with the arrival of the next gated end-of-word (GEW} pulse. The
second part of the conversion process takes place in the converter decade
circuits as described in the following paragraphs.
Binary- To -B CD C onve r sion
Figure III-30 is the logic diagram for decade no. 1 of binary-to-BCD converter
no. I. It functions as the least significant digit decade of this converter.
Reference will be made to figure III-30 in the following discussion as typical
of all[decades. It functions like the other four decades, except that its least
significant: bit decade register stage is the last stage (Z15} of the shift register.
I!%=55
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The binary-to-BCD conversion process consists of 15 unique operations for the
16 bit word, one operation per bit. Each operation takes place throughout the
entire 5 decade converter. However, actual logic functions are performed
beginning in decade no. i and progressed through the remaining decades as the
word bits are shifted in the sb.ift register one by one.
The conversion of a pure binary number of 16 bits into its BCD equivalent is
accomplished by {a) establishing a 5 decade register, {b) examining the contents
of each register and adding "3" to that whose contents are 5 or greater, and (c)
shifting the contents of each register by one bit: from the least to the most
significant bit and decade.
Table 111-1, line 6 shows the strobe pulses used to effect conversion in each decade.
The first bit is already in decade no. I by virtue of its being in the Z 15 stage of
the S.R. which is the least significant stage of this decade. The leading transition
of the Znd strobe pulse shifts the Znd bit 'inthe S.R. The positive strobe pulse
causes the proper decade register stage(s) to be complemented by the corresponding
DN, thus shifting the contents by one bit. The new contents in the decade register
are now examined (decoded} by the OD during the negative strobe pulse. When the
next positive strobe pulse occurs the proper decade register stages are comple-
mented again, etc. This is repeated 15 times until all bits have been shifted
through the shift register, decoded by the OD's in groups of four, passed through
the decade registers, and finally placed in the proper register stages so that by
the end of the 15th strobe pulse the OD_s are ready to decode the contents of
each decade register and drive their decimal indicators.
Table IIl-I presents the actual conversion steps performed in each decade to
convert binary Z2ZI4 _nto decimal ZZZI4. The under]ined bit (most significant)
indicates its propagation through the converter decade stages as it was being
shifted in the conversion process. It is seen that addition of "3", wherever
required, and shifting is accomplished simultaneously, but independently of
the shifting in the S.R. In fact, the leading transition of the strobe pulse slo_ifts
the S.R. contents for the following operation.
I
I
I
I
!
I
The Z15th stage of the S.R is not actually complemented in this process, It is
shown as such only to carry through the complete BCD equivalent in this decade
as it is done in the other ones° It sl__ould be noted that stages in each bracket
form the 4 stage decade registers for each BCD digit of the 16 bit binary number.
Table III-Z shows the operation performed on each stage of a decade register
for a particular output decoded from its OD. The D, C0 and B stages are either
complemented or ].eftunchanged. The A stage is reset if the OD output is from
decimal 0 to 4, and set if the output is from decimal 5 to 9. The prime on the
A stage indicates that it belongs to the previous decade.
Each. decade converter consists of an OD-30 connected in the BCD_to-decil__al
configuration° a NOR gate matrix_ and a four-stage decade register. The
stages of the decoder registers are designated B, C, D, and A, with the "B"
stage representing the most significant bit, and the "A" stage representing the
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OD
Output
0
1
Z
3
4
5
6
7
8
9
D C B A
C
C
w
m
C
C
m
C
C
C
C
C
C
C
C
1%
R
1%
R
R
S
S
S
S
S
NOTE: C = Complement
1% = Reset
S = Set
- = No Change
Table llI-Z. Decade Register Complementing for
Decoded OD Outputs
!11-58
I
I
!
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
least significant bit of the next higher decade. The "A" stage for the decade no.
is actually the last stage {?.15} of the shift register. Since the last shift register
stage also functions as a decade register stage, the last decade register stage
of decade no. 5 is not needed and serves no purpose in the conversion process.
Data is shifted from the shift register into pins 19 and 2-0 of OD3 in decade
converter no. 1. The decoded output of the OD is fed through the NOR matrix
into the decade register. The outputs of decade register stages B, C, and D are
fed back to the input of OD3. Register stage A's output is fed to the input of
OD7 in decade converter no. 2. This same arrangement is also used in decade
converters no. 3, 4, and 5.
Figure HI-34a illustrates two examples of shifting operations in a decade
register. Figure III-34 is a simple shift operation when the decoded OD output
is two; figure III-34b illustrates the addition of three to the decade register and
shifting for a decoded OD output of five. Note in this case that the addition of
three to the decade register automatically shifts the contents.
Referring to figure III-34a and figure III-30, decade no. 1 of binary-to-BCD
converter no. 1, assume that following a shift pulse the decade register
contains a BCD two. The OD decodes this input and pin 8 of the OD {the decimal
two output pin} goes positive. As a regult, NOR gate outputs DN4-9, DN4-13,
and DN5-13 go negative. When the next strobe pulse arrives the outputs of
these gates will undergo a positive transition. This complements decade register
stages D and C, and resets Stage A. Stage B is unchanged. According to
Table III-1, these are the required operations when a BCD two is decoded.
Figure III-34 shows that it has been shifted one place to the right.
For a BCD five input a count of three must be added in the shifting operation,
so the decade register must contain a BCD eight when the operation is com-
pleted. When the OD decodes the BCD five input, pin 34 of the OD goes positive
and NOR gate outputs DN4-13 and DN5-9 go negative. When the strobe pulse
arrives decade register stage C is complemented and stage A is set. Stages D
and B undergo no change. Figure III-34b shows that the decade register now
contains a BCD eight.
Following 15 shift-strobe pulses the binary-to-BCD conversion is completed.
The decoded output from the five OD's at this time is the decimal equivalent of
the binary input to the unit. This is displayed until a gated EW pulse is
received to start a new conversion cycle.
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Table IV- 1
B. Programming of the Search and Lock Unit
Function
(Performed by one or more
circuits )
Data input
Clock input
Word Sync Recognition:
In-phase
Out-of-phase
Frame Sync Recognition::: _
In-phase
Bit Error Compensation
Out-of-phase
Bit Error Compensation
Frame Synchronization:
In-phase, Enter
Sea rch Status
Flywheeling
In phase,
Enter Lock Status
Out-of-phase, Enter
Search Status
Associated Patch Panel Pins
Input Pin(s) Signal Source Pin(s)
Cl5
C17
B i,B3, B5
B2, B4, B6
SI,$3,$5...S15
N1, N3, N5. . .Nl5
J1, J3, J5... J15
EI, E3, E5...EI5
Dl, D2, D3, D4, D5, D6
$2, $4, $6... Sl6
N2, N4, N6. .. Nl6
JZ, J4, J6... J16
E2, E4, E6.. .El6
D7, D8, Dg, D10, Dll,
DI2
RI7, RI9, RZI, RZ3
RI8, RZ0, RZ2, RZ4
UI8, UZ0, U22, U24
C18
C23
K 18, KZ0, K22, K24
Pl9
Pil
A1 for split-phase
A2 for modified split
pha s e
D16 direct
D17 divided by 2
V2, V4, V6 - True
V1, V3, V5 - False
VI, VZ, V3... VI5, VI6
RI, RE, R3... RI5, RI6
MI,M2, M3...MI5, MI6
HI, HE, H3... Hi5, HI6
C6
UI, UZ, U3...UI5, UI6
QI, QZ, Q3...QI5, QI6
El, Lg, g3... El5, El6
GI, G2, G3... G15, G16
C?
TI8, T20, T22, T24, True
Search Counter Outputs
Tl?,Tlg, T21, TZ3, False
Search Counter Outputs
VI8, VE0, VEZ, V24-True
Lock Counter Outputs
VIT, VIg, V21, Vg_-False
Lock Counter Outputs
Dl8, for frame sync only
D23, for word and frame
sync only
L18, g20, LEE, L24-True
outputs
L17, L19, L21, L23-False
outputs
Q19, for frame sync.
Q21, for frame sync.
C12 or C13, for word and
frame sync only.
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SECTION IV
PROGRAMMING
A. INTRODUCTION
Because of the different telemetry data formats employed, the Data Processor
must be programmed for each specific format associated with a particular
spacecraft. The programming is of "hard ware" type, requiring selection of
certain circuits, input-output configurations, and buffer command timing. This
kind of programming is accomplished by means of selective patch panel wiring.
There are five patch panel assemblies whose panels are to be wired by means of
multiple pin jumper§ and inserted into the panel frames,
Wiring Tables
The following five tables, IV-I to IV-5, describe the functions to be selected and
patch panel pins to be interconnected to accomplish these functions. Each table
is given for the unit in which the patch panel is located. When wiring these
panels, reference should be made to the figures describing the unit, to make sure
that the proper connections are secured. Complete wiring information for two
satellite formats OSO (S-17) and OGO (S-49) is given at the end of this section,
which should serve as an example and guideline for other PCM telemetry data
formats.
Interpretation and Use of Tables
The programming tables contain three columns of information: (a) Function,
(b) Input Pins, and (c) Signal Source Pins. The "function" column indicates the
functions performed by one or more circuits in the unit. The "input" column
gives the circuit patch panel pins to which input signals (pulses or levels) must
be applied to generate the function. The "signal source" column shows the patch
panel pins which provide the required signals. It should be noted that not all
pins are always interconnected to generate the indicated functions. For example,
in Table IV-l, for the "in phase frame lock counter" function, the pins to be
interconnected are determined by the number of "good" frames required to ascertain
"frame lock", e.g., in case of 3 frames, pins UI8 and UZ0 are connected to VI8
and VZ0, the other pins are left unused. Therefore, knowledge of the required
format and theory of operation of this equipment is essential to properly inter-
connect the patch panel pins.
In "Signal Source" column, counter output Dins frown left to right represent
binary counts in increasing order, i.e., Z 0, Z 1, Z , etc. Likewise, main shift
register outputs are given in increasing order of binary weighting.
Notes and footnotes should be consulted to determine which of the many indicated
signal sources are applicable to a particular buffer tape format.
IV- i
Table IV- 1
B. Programming of the Search and Lock Unit (Cont'd)
i "Function Associated Patch Panel Pins
I (Performed by one or more
circuits ) I Input Pin(s )
[
!
I
t_" . M18, MZ9, MZZ, MZ4
Out-of-phase,
Enter Lock Status
Frame or Word
Reset Signal
Word Synchronization: **
In-phase, Enter
Search Status
Flywhee ling
In phase, Enter
Lock Status
Word Reset Signal
PIT
P23
BI0
B8
El7, El9, EZI, EZ3
El8, E20_ E22, E24
H18, HZ0, HZZ, HZ4
C19
C20.*
CZI**Word Search Light
Signal Source Pin(s)
Q20, for word and frame
sync only.
NI8, N20, NZ2, NZ4-True
outputs
NI7, NI9, NZI, NZ3=False
outputs
Q17, for frame sync.
Q18, for word and frame
sync only.
QZ3, for frame sync
Q24, for word and frame
sync only.
C9 or C If (depending on
sync bits )
C8 or CI0 (depending on
sync bits)
618, GZ0, GZZ, GZ4-True
outputs
G17, G19, GZ1, GZ3=False
outputs
J18, JZ0, JZZ, JZ4-True
outputs
JlT, Jl9, JZI, JZ3-False
outputs
D18, for frame and word
sync only.
D19, for frame sync
DZ0, for frame and word
sync only.
DZ1, for frame sync only
IV- 3
I
I
I
I
I
I
i
I
I
I
I
I
I
I
I
I
I
I
Table IV- 1
B. Programming of the Search and Lock Unit (Cont'd)
All inputs not patched to the Shift Register must be patched to
GROUND. (See figure 111-3)
"True" outputs are designated by even numbered pins and
"false" outputs are designated by odd numbered pins. UI, Vl
and UZ, VZ represent the least significant _, 2o) stage; and
HlS, GI5 and H16, G16 represent the most significant
{_'rT, Z 31) stage. For less than 3Z bits per word, the shift
register outputs are truncated from right to left, e.g., for a
16 bit word the first 16 stages from left to right are used and
the last 16 stages are truncated.
Except for CZ0 and CZI, inputs for this function shall be
patched only when "word sync" is used together with "frame
sync". CZ0 and CZ1 shall be patched to the appropriate sources
in either case as indicated.
IV- _ '
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Table IV-Z
C. Programming of the Accumulator Unit
Associated Patch Panel Pins
I
I
I
I
I
I
I
I
i,
I
I
I
I
I
Function i
(Performed by one or more
circuits)
Buffer Commands :_-"_
Data Present
Time Present
Alternate Data
Present
Subcom Sync
Dump
Frame Sync Confidence
Frame Sync Flag
Bit Counting
Word Counting
Divide by "Z"
Input Pin(s) Signal Source Pin(s)
L
A7, See Note Z
Ki5
JZ
F1, FZ... F6
See note 3
F7
F8, F9...FI3
FI4
G7
A8
A10
All
C15
Dll
GI5
GI6
HI3
HI4, HI5
GI5
Jl0, Jll, G8, G9, GI0,
GII, GIZ
HI, HZ
AZZ
J17 special case (S-17)
G14 normal (S-49)"
I4i16, See note 1
El6
K18, KZ0...KZ4 True W/F
J19, JZI.. JZ3 counter
output
KI9, KZI... KZ3 False
W/F
J18, JZ0.. JZ4 counter
outputs
B1
See note 3
B1
B3
B2
AIZ
B20
C18
AIZ or proper frame
word
CZ, Z0 stage of S. R. to
count "I" bits
C18
HIZ
AI6, Resets Counter
El8
H8, Hg, HI0, HIZ, H3..
H6, True outputs
H7, HI1, False counter
outputs
GI3
AI3, Resets once/
frame
| 19-5
I
I
I Function
Table IV-Z
C. Programming of the Accumulator Unit (Cont'd)
Associated Patch Panel Pins
I
I
I
I
I
I
!
I
I
I
(Performed by one or more
circuits)
Subcom Sync Pulse
Generation
Buffer Register
Loading and
Generation of
Data Present Pulse
Multiplexing
Buffer Output Data
Buz ze r
Expanding the Data
Register
Miscellaneous -,--,--,-
Input Pin(s)
J8
J7
J6
J4
H17
KI7
D1
K6
K5
KI4
Signal Source Pin(s)
E8 or AIZ See note 4
F7 or E8 See note 4
J5
J3 or J9 See note 4
AI3
KI8 See note 5
E18 See note 5
G14 See note 6
A13 See note 6
K13
KI1, KIZ, J15, JI6, AZ0
K9, KI0, BZ3
DIZ, DI6, C8, CIZ, B7,
B9, B 14
El, EZ... E7,
E9, El0... El3
A3
A4, AZ3
J14
El
BI0, AI, AZ, BI6, BZ**
From Auxiliary Flag
Flip-Flops
See note 7
I
I
I
I
I
* All commands are not always required. Whichever command is not
required, one of its gate inputs must be patched to GROUND.
';-",_These connections should be used to expand the buffer data register
only. Otherwise, the inputs are to be used whenever special data,
or flag bits, e.g.,S-17, have to be sent to the buffer.
;:=':"':-"Circuits (gates, flip-flops, one-shots) are provided for the purpose of
generating special functions which might be required by various buffer
tape formats. Inputs to these circuits are given to identify each available
circuit. The signal sources are not listed because they may vary with
each format. A thorough knowledge of the format requirements and circuit
operation is necessary in order to make proper use of and connections to
these circuits.
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Table IV-2
C. Programming of the Accumulator Unit (Gont'd)
NOTES:
. This is the normal connection as is done in S-l?.
derived from Z sources and added through Gate 4.
connected to A6 in place of 1<16.
For S-49, the signal is
Therefore, K15 is
_T.... 11_ riodica!!y at th_.... .. y, data present command pulses are .... _=_
. ....... pe ___
end of every word or multiple words. In case of 3 or more words GI4
provides the proper signal. In S-17, the commands are generated every Z
_vords, and are obtained from KI8 (Z0 stage of the W/F counter).
, Time present commands may be derived from the W/F counter if they are
to be given within the frame, or from the EF pulse if they are required at
the end of each frame (S-49). Likewise, the alternate data present
commands may be derived from the same sources (Word 30 for S-17).
, Whenever telemetry data is subcommutated and the computer format requires
data block synchronization with respect to a subcom channel (word), a
subcom sync pulse is generated which produces the buffer command.
Depending on the subcom sync word location and requirement for subcom sync
flagging, the signal can be generated at the end of word following detection or
end of frame. In S-IT, for example, it is generated at the end of word 30,
thus J8 is connected to E8. In S-49, it is generated at the end of frame,
therefore, J8 is connected to AIZ. Similarly, for S-l?, J7 is connected to
F7, and for S-49, J7 is connected to E8. The inputs to the gate of E8 are
obtained from the appropriate W/F or subcom counter stages. Also, in
S-17, the subcom sync command is given to the buffer every other time,
therefore, J4 is connected to J3, whereas for S-49, it is connected to J9.
. These connections are valid only for data present pulses to be generated
every Z words, e.g., (S-17). In other cases, e.g., S-49, additional "loose"
circuits must be used to provide the proper input signals.
6. Multiplexing is enabled by triggering K5 and disabled by triggering K6. To
permanently disable it connect K6 to AI3, e.g., S-17, where it is not used.
7. Outputs of the word/frame and all subcom (frames/subcom) counters are
given in Figure 111-19.
!V= 7
Table IV-3
D. Programming of the B/W/F Counters Unit
Function
!
I
I
!
I
I
I
(Performed by one or more
circuits )
Generation of End of
Word Signals (EW)
I Generation of Frame
i Sync Word (FSW)
Signals and End of
Frame Pulse
FSW, FSW, and FSW'
EF
Subcom Synchronization**
(Normal)
Frames/Subcom No. 1
Subcom Counter No. 1
Associated Patch Panel Pins
Input Pin(s )
YI, YZ, Y3, Y4, Y5
YI0
Y9
W8, W9, W10, Wll, W1Z
W13, W14
VI, V3, V5, VT, V9,
VII, V13
VZ, V4, V6, V8, Vl0,
VI2, VI4*
UI3
UI4
W1, WZ, W3, W4, W5,
W6, W7
PI4
RI, RZ, R3, R4, R5, R6,
R7, R8
SI, SZ, $3, $4, $5, $6,
$7, $8
QI, Q3, Q5, QT, Q9,
QII, QI3
Signal Source Pin(s)
ZI, Z3, Z5, ZT, Z9 -
T rue outputs
ZZ, Z4, Z6, Z8, ZI0 -
False outputs
S16
UI6 for frame sync only
T16 for word and frame
sync only
XI, X3, X5, X7, X9
XII, XI3 - True outputs
XZ, X4, X6, X8, XI0, XI2
XI4 - False counter
outputs
UI, UZ, U3, U4, U5, U6, UT*
UI6
S16
XI, X3... XI3 - True
X2, X4 .... X14 - False
QI6 or
T i, T3,
TI3 -
TZ, T4,
TI4 -
X1, X3,
X13 -
U1 (inverted)
T5, T7, T9, TII,
T rue outputs
T6, T8, T I0, T IZ,
False outputs
X5, XT, xg, Xll,
T rue output
XZ, X4, X6, X8, XI0,
XIZ, XI4 - False output
DZI, DZZ, DZ3, DZ4, DZ5,
DZ6, DZ7
IV-8
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l Function
Do
Table IV-3
Programming of the B/W/F Counters Unit (Cont'd)
Associated Patch Panel Pins
l
I
I
I
I
l
I
l
I
I
I
II,
!
!
{Performed by one or more
circuits )
Correction
Correction Flywheel
Multiple Subcoms ***
Subcom Sync
Recognition No. 1
Bit Error Compensation
Input Pin(s )
Q2, Q4, Q6, Q8, QI0,
QI2, QI4
F21, F2Z, FZ3, F24,
F25, F26, F27, F28,
F29, F30, F31, F32,
F33, F34
EZI, E22, EZ3.. E34
C34
C31, C3Z, C33
QI, Q3, Q5, Q7, Qg,
QII, QI3
QZ, Q4, Q6, Q8, QI0,
QI2, QI4
$9, SI0, SII, SIZ, R9,
RI0, R11
PI4
S13
PI6
GI6
NI9,
P19,
HZ0, H21, H2Z, HZ3,
H24, HZ5
Signal Source Pin(s )
D28, Dzg, D30, D3 i, D3Z, i
D33, D34 !
Fourteen outputs, 7 true i
and 7 false, are obtained
from the S.R. See
fig. 111-9
T,l, TZ, T3, T4, TS, T6..
T 13, T 14
S14
CZS, CZT, CZ9 - True
counter outputs
CZ6, CZ8, C30 - False
outputs
P1, PZ,P3, P4, P5, P6, P7
Only when presetting
to "0"
TI, T3...TI3 - True
outputs
TZ, T4...TI4 - False
outputs
N16
Pl8
MI8
RI4
Z 19, ZZ0.. Z34-True
outputs
V19, VZ0... V34 - True
outputs
uIg, UZ0... U34, QIg,
QZ0... Q34
False shift register
outputs, see fig. III-9
HZ6
!V-9
I
l
l
Table IV-3
D. Programming of the B/W/F Counters Unit (Cont'd)
Function Associated Patch Panel Pins
!
!
I
I
l
I
l
I
I
I
(Performed by one or more
circuits ) h Input Pin(s)
Subcom Sync Recogni-
tion No. 2
Bit Error Compensa-
tion
Subcom Sync
Recognition No. 3
Bit Error Compensation
Sub corn No. 1
Synchronization
(See figure III-16}
MI9, M20... M34
LI9, L20... L34
GZ0, GZI, GZZ, GZ3, GZ4
GZ5
KI9, K20... K34
319, JZ0... J34
HZ9, H30, H31, H3Z,
H33, H34
Q1, Q3... Q13
QZ, Q4... QI4
RI, RZ, R3, R4... R8
Subcom No. 2
Synchronization
(See figure 111-15)
$9, SI0, Sll, SIZ, R9,
RI0, RII
SI, $2, $3... $8
PI6
GI6
PI4
KI, KZ...KIZ
LI, L2... L8
Mg, MI0... MI4, L9
MI, MZ... M8
J14
LI0
M16
i HI6
Signal Source Pin(s)
Same as for no. 1
H28
Same as for no. 1
GZ6
PI, PZ, P3, P4... P7
presets counter.
P1, PZ... P7 presets
counter to "0" only
T1, T3...T13 True
counter outputs. See
Note 3.
TZ, T4...T14 False
counter outputs
T1, T2...T14, counter
outputs, see note I.
See Note Z
LI8, (S-17, special case)
R14 (S-17, special case)
NI6 (S-17, special case)
Jl, JZ.. J6 Presets
counter
See Note Z
See Note 1
NI, N3...NII, True
counter outputs. See
Note 3.
NZ, N4...NIZ, False
counter outputs
LI6 (S-17, special case)
P18 (S-17, special case)
LI8 (S-17, special case)
LI4 (S-17, special case)
I IV- I0
I
l
l Function
Do
Table IV-3
Programming of the B/W/F Counters Unit (Cont'd)
Associated Patch Panel Pins
I
l
I
I
l
I
(Performed by one or more
cir cuits)
Subcom No. 3
Recognition
(See Fig. IIl- 14)
Input Pin(s ) Signal Source Pin(s)
El, EZ .... E1Z
FI, FZ... F8
G9, G10... G14, F9, E16
G1, G2 .... G8
DI, DZ... D6, presets
counte r
See Note Z
See Note 1
Hl, H3...H11, True
D14
F10
Jl K16
! FI6
outputs. See Note 3.
HZ, H4... HI2, False
outputs
J16
P18
L18
F14
I
I
l
l
I
I
I
i
l
See Note 4.
When the counter is to be preset to "0" use these inputs in place of VI,
V3 .... VI3.
This function is for synchronous subcommutation only, e.g., OGO (S-49),
having one subcom which is updated and corrected by the spacecraft's
subcom counter. For asynchronous subcoms, like S-17, this patching
does not apply.
Asynchronous subcommutation as in the OSO (S-17) satellite, where two
independent subcoms are used, requires special programming and is
considered herein as a special case. Therefore, a thorough knowledge
of the format, and operation of the three Frames/Subcom Counters is
required (See Section III, B/W/F Counters Unit) whenever similar
formats are to be programmed. This part of patching does not apply to
synchronous subcommutation as in S-49.
IV- II
I
l
I
I
l
I
I
I
I
il
I
l
l
i
I
I
I
I
NO
Io
_o
.
o
Table IV-3
D. Programming of the B/W/1 ? Counters Unit (Cont'd)
TES:
This gate is used to decode subcom word(s) wherein the subcom sync code
or verification code is to be found, e.g., S-17. It may also be used for
other functions requiring the decoding of certain counts and "clocking"
them in conjunction with signals associated with the subcom synchronization
L- .......
This gate is used to preset the subcom counter to a particular count or zero.
in the S-17 case, this is preset to "0" when the following signals are in
coincidence: Word Z or 18 of the main frame and recognition of subcom sync
(S13 receiving a negative pulse from Pl8). Similar preset gates are used for
subcom Z and 3 counters to preset them when subcorn sync is recognized in
coincidence with the corresponding main frame word(s). In fact all three
frames/subcom counters perform identical functions in synchronizing three
independent subcoms.
The reset gate is used to reset the counter at a particular count, i.e., all
"true" outputs are set to "0" when a given count is decoded. For example,
in S-17, the counter is reset at the count of "48".
It should be noted that there are three subcom sync recognizers (fig. III-ll
through Ill-13), intended for use with each frames/subcom counter whenever
each subcom has a unique sync code. However, when the same sync code is
used for several subcoms, but located in different main frame words, as in
the S-17 case, then the same recognizer may be used to detect the presence
of this sync code, and applied to the preset gates of all counters involved.
iV-12
I
I
I Function
E,
Table IV-4
Programming of the Error Monitor Unit
Associated Patch Panel Pins
I
I
I
I
I
(Performed by one or more
circuits )
Parity Error Count
and Indication
Input Pin(s )
JZZ
JZI
Signal Source Pin(s)
HZZ for even parity
HZI for odd parity
K1
Frame Sync Error
Count and Indication
(See figure III-ZZ)
See Note
KI, KZ, K3...KI6
True S.R. Outputs
Jl, JZ, J3 .... J16
HI, HZ, H3... HI6
False S.R. Outputs
GI, GZ, G3 .... GI6
I
I
I
I
l
I
I
I
I
l
NOTE:
The input pins are of the frame sync shift register. The source pins are of the
main data shift register where the frame sync code is found. For proper
operation, the input pins must be patchea to the complementary frame sync code
bits in the main shift register. For example, if the frame sync code is 10011000,
then the first eight inputs must be patched to Hl, KZ, K3, H4, H5, K6, K7, K8,
and all other inputs to Ground.
IV- 13
I
l
l,
F,
Table IV-5
Programming of the Quick Look Unit
Function Associated Patch Panel Pins
I
l
I
I
I
l
(Performed by one or more
circuits)
Binary Display of
_=_a Words*
(Register No. I)
D/A Conversion
of Data Words
For Strip Chart
Input Pin(s )
Recording ***
{Converter No.
UI, U3, U5 .... U31
UZ, U4, U6 .... U3Z
G1, GZ .... G9
GIO, Gll
RZ, R4 .... RI6 !
RI, R3 ..... RI5 i
El, EZ, E3 E8 !
El0, E9
Signal Source Pin(s)
ZI, ZZ, Z3... ZI6 - True
S.R. outputs Z 0 - ZI5
V!, VZ, V3... V!6 -False
S.R. outputs Z"-U - Z-l-5-
1) i
W/F Counter outputs or
Subcom Counter outputs
Gates 1 thru 6**
ZI, Z2, Z3 .... Z8
V1, VZ, V3 .... V8
W/F Counter Outputs and
EW
I
I
I
l
I
I
i
I
l
# There are two identical 16 bit binary displays which can be programmed to
display two 16-bit words or one 3Z-bit word by patching proper shift
register outputs(figure lll-ZT), to the appropriate binary register stages.
Listed herein are connections of the first 16 bits (Z 0 - Z 15) to be displayed
for one of the registers. The second is patched similarly.
If more than one word per frame is to be displayed auxiliary decoding gates
1 thru 6 can be used to load the data of the desired words. The EW signals,
GZ3-G28, must be patched to every gate used.
There are eight _-bit digital-to-analog converters to convert and record
eight channels of digital data. Each channel may contain one or more words.
If several words are to be converted per channel, auxiliary gates 1 thru 6 should
be used to supply strobing pulses. The EW pulse must be applied to every
gate used. The other converters are patched similarly to that listed herein.
IV- 14
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I
l
I
l
I
I
i
I
l
I
l
l
I
l
I
I
l
Table IV-5
G. Programming for the Decimal Display Unit
Function :'
(Performed by one or more h.
circuits)
Binary-to-BCD
Conversion, Word A
B/DCD Conversion,
Word B
Associated Patch Panel Pins
Input Pin(s )
FIZ, FI3 .... FI9
S17, S18 ..... S3Z
FI, FZ ..... FI8
SI, SZ ..... S16
Signal Source Pin(s)
W/F Counter Outputs,
and EW
ZI, ZZ... Z32
W/F Counter Outputs,
and E W
ZI, ZZ .... Z3Z
Conversion of binary data to BCD is limited to 16 bits per word. Proper bits
(S.R. outputs) must be selected and patched to the inputs in order to convert
and decimally display the desired data words. Inputs in excess of those used
per word must be patched to Ground. (See figure III-19)
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Patch Panel Wiring List For S-17
F"
IV-16
Search and Lock Patch Panel Wiring For S-17
Circuit
and Function
Data Input
Clock Input
In-phase frame
sync recognizer
Out-of-phase
frame sync
recognizer
From
A1
C17
S1
$3
$5
$7
$9
Sll
S13
S15
Nl
N3
N5
N7
N9
Nll
Nl3
N15
Jl & E1
J3 & E3
J15 & El5
DZ
SZ
$4
$6
$8
SI0
S12
S14
S16
Patch Panel Pins
To
C15
D17
VZ
V3
V6
V8
V9
V11
V14
VI5
R2
R3
R5
R7
R9
RIZ
R14
R16
KI
K3
KI5
C6
Vl
V4
V5
V7
VI0
VI2
Vl3
Vl6
Signals
(Level or Pulse)
Divide by 2 for
20 x
zl
Z2
23
g4
Z--5
Z6
Z-7
28
210
211
Z13
214
g15
J
GROUND
_)
r)
T)
T)
-6 vdc for 1 bit
2O
21
2 z
g--3- Shift
2 4 Register
?.5 Outputs
g--6 (Comple -
2 7 >ments
of
frame
sync)
N?.
N4
N6
N8
Nl0
Nii
NI4
N16
R1
R4
R6
R8
Rl0
RII
RI3
Rl5
?.8
a9
21o
zll
ziz
z13
214
Shift
Register
Outputs
(Comple =
>ments
of
the
frame
sync
code)
NRZ
0
1
0
0
i
1
0 T rue
1 > frame
0 sync
1 code
i (Barker)
1
i
0_
oi
error
0
1
1
0
0
1 False
0 > frame
1 sync
0 code
0
0
0
1
1
1 I
J
! IV- 17
Search and Lock Patch Panel Wiring For S-17
Circuit • Patch Panel Pins
and Function From ! To
i
i
Out-of-phase
frame sync i
recognizer (Cont'd),
i
i
Word svnc [
(not used ]
J
Frame Synchro- i
nization ]
!
(In-pha se ) ,I
Frame synchro-
nization
i (out-of-phase)
Signa Is
(Level or Pulse)
JZ & EZ K2
J4 & E4 K4
GROUND
J16 & El6
D8
DI9
DZ1
VI7
VI9
VZZ
VZ3
718
TZ0
TZZ
S17
S19
$21
SZ3
C18
QI7
QI9
PZl
PZ3
NI7
NI9
NZZ
Nz3
LI7
LI9
LZI
LZ3
K15
C7
C20
CZ1
UI8
UZ0
UZZ
UZ4
RI8
RZ0
RZZ
RI7
Ri9
RZI
RZ3
DI8
PI7
PI9
QZ1
QZ3
MI8
MZ0
MZZ
MZ4
KI8
KZ0
KZZ
KZ4
-6 vdc for 1 bit error
Disables word reset (WR)
Disables word lock & search
lights
z-r!.
zZi
i7i
zZ :
ZZl_
Search
"Lock"
FSW
FSW'
FS '
Frame
zZi
Lock Counter
Outputs.
Locks after "5"
valid frames.
Search Counter.
Flywheel 8 frames.
Search Counter.
Begins searching
immediately.
Pulse to effect
from out-of-phase.
Search
Lock Counter.
Locks after "5"
valid frames.
Search Counter.
Begins searching
immediately.
IV- 18
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I
I
I
I
I
I
I
I
,I
I
!1
I
!l
I
,I
B/W/F Counters Patch Panel Wiring For S-17
Circuit
and Function
B/W Counter,
Establishing
Words, 8 bits
per word
W/F Counter,
Establishing
Frames, 3Z
words per frame
Subcom Sync
Word Recog-
nizer i to
detect 0!0! ....
(sync word)
Subcom Sync
Word Recog-
nizer Z to
detect 1111 ....
(sync word
ve rifi ca tion )
From
Z1
Z3
Z5
Y9
Yl0
W1 & W8
WZ & W9
W3 & WlO
W4 & Wll
W5 & WIg
U13
U14
U1
UZ
U3
U4
U5
PI9
PZ0
PZ1
PZZ
PZ3
PZ4
PZ5
PZ6
H26
PZ7 thru P34
NI9 thru N34
M19
MZ0
MZ1
MZZ
MZ3
MZ4
MZ5
M26
HZ8
MZ7 thru M34
L19 thru L34
Patch Panel Pins
To
YZ
Y4
Y5
UI6
S16
X1
X3
X5
X7
X9
U16
S16
VZ
V4
V6
V8
V10
UI9
ZZ0
UZI
ZZZ
UZ3
ZZ4
UZ5
ZZ6
HZ0
P17
Nl7
UI9
UZ0
UZI
UZZ
UZ3
UZ4
UZ5
UZ6
GZ0
MI7
L17
J
Signals
(Level or Pulse)
Z1
FR
WFR
Z0
gl
?Z
Z 4
FR
WFR
B/W Counter Outputs
"7" {8 bits)
W/F Counter Outputs
"31" (3Z bits)
Establishes EF and
resets W/F counter.
W/F Counter is
preset to "0"
Z 0 Shift Register Outputs
Z I for 01010101 sync
Z g code (MSB to LSB
_3
i 4
z51
-6 vdc for "0" bit errors
Ground
Ground
22_ Shift Register Outputs
for 11111111 sync code
verification.ZZ
z__
Z4
Z5
Z6
av.i
-6 vdc for "0" bit errors
Ground
Ground
l IV- 19
v-'--
I ji B/W/F Counters Unit Patch Panel Wiring For S-17
Frames/Subcom
Counter 1,
Wheel Subcom
Synchronization
Reset Gate
Auxi lia ry
i Circuit
and Function
i
I
I
I
I Gate
i
I
I
l
I
i
I
I
I
Preset Gate
Frames/Subcom
Counter 1,
Preset Gate
Frames/Subcom
Counter Z,
Sail Subcom
Synchronization
Reset Gate
From
Patch Panel Pins
To
R1 T1
RZ T3
R3 T5
R4 T7
R5 TI0
R6 TII
R8 S14
$9
SI0
SII
SIZ
R9
R10
R14
S1
SZ
$3
$4
$8
N16
S13
& Rll
& L9
TI
T3
T5
T7
TI0
TIZ
GI6
XI
X4
x6
X8
WI6
PI4
P!8
LI8
QZ
Q4
Q6
Q8
QI0
QIZ
N1
N3
N5
N7
N10
Nil
Lll
,, ,
Signals
(Level or Pulse)
Z0
Z1
ZZ To reset counter
Z3 _ at Subcom Word 48
Z4 and subcom sync.
Z5 "47"
SC i_s
Z0
d
I To detect & establish
Z1 i. subcom sync word
zZ /I verification
3Z_._ "15"
To strobe verification code
Z0 "' W/F Counter Outputs,
z-Z_
EW
To advance subcom counter
Detecte_ _,.hr_m sync word
0101 ....
Detected verification word
IIII ....
I
<
for Word Z or 18,
("1" or "17") to
preset subcom counter
From Preset Gate
to preset the
counter to "0"
To reset counter
at Subcom word 48
and subcom sync.
"47"
PI6
P1
P2
P3
P4
P5
P6
M1
MZ
M3
M4
J M5
M6
i M8
!
2 o
21 1
2Z :_-
Z5 .
SCZS
! IV-20
I B/W/F Counters Unit Patch Panel Wiring For S-17
I
I
Circuit Patch Panel Pins
and Function From To
Auxi lia ry
I Gate
I
I
l
I
I
I
I
I
I
I
Frames/Subcom
Counter Z,
Preset Gate
Preset Gate
Frames/Subcom
Counter 3,
Auxi lia ry
Gate
I
I
I
I
M9
M10
Mll
M1Z
M13
M14
L14
L1
LZ
L3
L4
L8
LI6
LI0
MI6
Jl
JZ
J3
J4
55
J6
G9
G10
N1
N3
N5
N7
NI0
NIZ
HI6
X1
X3
X5
FI4
WI6
J14
PI8
L18
KZ
K4
K6
K8
KI0
KIZ
X7
X9
Signa ls
(Level or Pulse)
Z0 %
Z 1
->
zz,
Z3
To
To detect and esta-
blish subcom sync
word verification
"15"!
strobe verification code
I
Z 0 I W/F counter outputs,
Z 1 I_. for word 8 or 16, or Z4
Z3 .!" ("7" or "15" or "Z3") to
W31 preset subcom counter
EW
To advance subcom counter
Detected subcom sync word
0101 ....
Detected verification word
1111 .... ,
i
From Preset Gate to
preset the counter to
TIOTI
W/F Counter outputs
to inhibit W31 (W31)
KI6
FI6
KI7
YI6
GROUND "i
C' ?
/
Maintain FA
in Set state
IV-21
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I
I
I
I
I
i
I
I
I
I
I
I
I
Accumulator Patch Panel Wiring For S-17
Circuit
and Function
Data Present
(DP)
(WFL) (DL)
Time Present
From
KI8
El8
J17
KI6
AI3
DI8
KI9
Patch Panel Pins
To
KI7
DI
A7
KI5
HI7
GI7
FI
Signals
(Level or Pulse)
Z0 W/F Counter
EW
DP
DP (delayed)
EF
WFL
(TP)
Alternate Data
Present (Flag 1)
Subcom Sync
Gate 1 :
Flag Z:
Dump, Flag 3
Two Frames of
Ones: Counter
Inverter i
Divide by Z
KZI
KZ3
J18
JZ0
El8
BI
El6
KI8
KZI
KZZ
KZ4
J19
BI
El8
El
EZ
E3
E4
E5
E8
J7
J5
J3
G7
A8
G15
G16
Hi4
Hi4
HIZ
H3
H4
Gll
A3
Hi
BZ0
FZ
F3
F4
F5
F6
F7
JZ
F8
F9
FI0
FII
FIZ
FI3
FI4
HZ0
HZZ
HZ4
GZ0
GZI
J8
Fl7
J6
J4
B3
BZ
CZ
Cl8
HI5
El5
Hi3
Jl0
Ill
A5
Fl5
HZ
Gig
z-r
ZZ
Z3
Z4
(WFL)
TP
zl
Z2
2 3
g 4
W/F Counter
> Word i
EW
{DL)
W/F Counter
Word 30
(WF
EW
g 2
Z 3
2 4
L) (DL)
Subcom Counter 1
Word 47 or 48
SC1S'
Subcom Sync Pulse
Dump
Z 0 Shift Register
CD
Counter Reset
Word 30
(FSQ) (Z F's of l's)
i IV-22
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I
I
I
I
I
l
I
I
I
!
I
i
I
Accumulator Patch Panel Wiring For S-17
Circuit
and Function
Playback Flag
Frame Sync
Quality Flag
Subcom I Flag
Subcom Z Flag
Subcom 1 in
Word Z
SubcomZ in
Word 8
Gate B
Subcom Z in
Word 16
External Reset
Multiplex Inhibit
Counter Reset
Pulse, Gate Z
Patch Panel Pins
From To
AZZ
Jl
KI3
BZ4
A13
K9
K14
K10 & D4
C15
DII
BZI
DI4
DIZ
DI3
DI5
DI6
C6
C4
C5
DI5
C13
CII
C14
B7
B5
B4
AI4
AZI
AI5
B9
BIZ
BII
B6
AI8
K6
El3
KI
FI5
AIZ
DI0
FI7
GZI
AIZ
KII
EZ3
DI7
AIZ
KIZ
CIZ
AIZ
J19
J16
C5
AIZ
AZ0
J18
JZ0
C16
C5
AIZ
J18
D6
BI8
AI3
KZ
AI3
& BZ3
Signals
(Level or Pulse)
EF
Flag bit for ZF's of l's
Output to buffer and
Indicator 19
Word 30
EF
Indicator ZZ
SCIS'
Z5, SC Counter 1
EF
Indicator 28
Z5, SC Counter Z
SCZS '
EF
Indicator Z9
EF
Z4 W/F Counter
Indicator 31
EF
In___dicato r 3Z
Z3 W/F Counter
Level for Word 8 only
EF
Z3 W/F Counter
Indicator Z0
ER
EF
EF
i
I
I IV-23
Quick Look Patch Panel Wiring For S-17
Circuit
and Function
Binary Register
No. 1
Binary Register
No. Z
From
UI
U3
U5
U29
U3|
UZ
U4
U30
U3Z
GI
GZ
G3
G4
G5
G6
TI
TZ
T3
T4
T5
T6
T7
T8
T9
TI0
TII
TIZ
TI3
TI4
TI5
TI6
TI7
TI8
TI9
TZ0
T21
Patch Panel Pins
To
Z1
Z2
Z3
ZI5
ZI6
VI
VZ
V15
VI6
Jl
J3
J5
J7
J9
GZ3
ZI
VI
VZ
ZZ
Z3
V3
Z4
V4
V5
Z5
V6
Z6
Z7
V7
V8
Z8
Z9
V9
VI0
ZI0
Vll
Signals
(Level or Pulse)
:I21
2 2 •
T rue
Shift Register
Outputs for
Frame Sync
Code
14
zl5_
20 " False Shift
zl Register
Outputs
'> for
Frame
ZI4 Sync
g I_ Code
Z0 _ W/FI Counter
Z2 i for word
23 "32"
Z4 i
/
EW
Shift Register
Outputs for
Complementary
Frame Sync
Code
IV-24
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I
I
I
l
Quick Look Patch Panel Wiring For S-17
Circuit
and Function
Binary Register
No. Z
Binary/BCD
Converter Control
No. 1
Word B
Gate 7 &
Gate 8
Gate 1
Binary/BCD
Converter No. Z
Word A
From
TZZ
TZ3
TZ4
TZ5
T26
TZ7
TZ8
TZ9
T30
T31
T32
GIg
GI3
GI4
Gl5
Gl6
Gl7
S1
SZ
$8
$9 thru 16
F1 & FI2
FZ & FI3
F3 & FI4
F4 & F!5
F5 & FI6
Fl7
F6
F7 & FI8
F8 & Fl9
B1
B3
B3
S18
S19
SZO
SZl
SZZ
SZ3
SZ4
SZ5 thru S3Z
Patch Panel Pins
To
ZII
VIZ
ZIZ
VI3
ZI3
ZI4
VI4
ZI5
VI5
Z16
VI6
Jl
J3
J5
J7
J9
G23
Z1
ZZ
Z8
$33
J15
J17
J19
JZl
J24
JZ5
JZ6
GZ4
BII
Jl
J4
J6
ZZ
Z3
Z4
Z5
Z6
Z7
Z8
$33
Signa Is
(Level or Pulse)
Shift Register
Outputs for
Complementary
Frame Sync
Code
Z 1
Z2
2 3
W/F Counter
for word "32"
EW
Z 0 "] S.R. Output
g 1 _ for SC Sync
• code verifi-
• I cation
_7 (iiii .... )
I"
GROUND
Z I SC Counter I
ZZ outputs
Z3 > for words
Z'4Z5 j "16" and "48"Z_
EW
W/F Counter, Words Z or 18
Z0 "I W/F Counter
-_ I Outputs
z'Z ; for words
-_ Z& 18
xI Shift Register
outputs for
I SC sync code
(0101 .... )
GRO UND
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I
I
I
I
Error Monitor Patch Panel Wiring For S-17
Circuit
and Function
Frame Sync
]Bit Error Shift
Register
From
E1
EZ
E3
E4
E5
E6
E7
E8
E9
E1
E1
E1
E1
E1
E1
E1
D1
Patch Panel Pins
To
Signals
(Level or Pulse)
0
1
Z
3
4
5
6
& DZ & D3 &
K1
H2
K3
K4
H5
H6
K7
H8
K9
H10
Hll
H1Z
H13
K14
K15
K16
i ShiftRegister
Outputs
1>(Comple -
mentary
Frame
sync
code )
Z0 _]
zz [
Z3
Z_,
Z6
Z8
ZII
213
ZI4
ZI5
J
D4 & .... & DI6 C1 GROUND
1
0
1
1
0
0
1
0
1
0
0
0
0
1
IV-26
1
1
1
J
False
Frame
Sync
Code
I
I
I
I
I
I
I
I
i
I
I
I
l
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Patch Panel Wiring List For S-49
IV-27
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I
I
I
I
I
I
I
I
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Search and Lock Patch Panel Wiring For S-49
Circuit
and Function
Frame Sync
Recognizer
{In-pha se )
From
S1
$3
$5
$7
S9
SII
S13
S15
N1
N3
N5
N7
N9
NIl
NI3
NI5
Jl
J3
J5
J7
J9
Jll
J13
J15
E1
E3
E5
E7
E9
El5
D4
Patch Panel Pins
To
Signals
(Level or Pulse)
VZ
V3
V6
V7
V9
VIZ
VI3
Vl6
Q1
Q4
Q6
Q8
Q9
QII
QI3
QI5
L1
L4
L6
L7
L!0
LIZ
LI3
LI5
GZ
G4
G6
K7
K9
K15
2._0_
Z 1
Z Z
Z4
25
z-v
Z7
Z8
Z9
zl0
Z11 Shift
zIZ . Register
Outputs
21'
zl_
z-m
21'
21_
zl'
zZq
22
z-Z.
Z2,
Z2_
2Z'
J
Ground
I!
C6
1
1
1
0
0
1
0
0
1
I
1
0
0
0
-6 vdc for 3 bit errors
True
Frame
Sync
Code
IV-28
I
i
I
I
i
I
I
I
I
I
I
i
I
I
I
I
I
I
Search and Lock Patch Panel Wiring For S-49
Circuit
and Function
Frame Sync
Recognizer
(Out-of-phase)
Data Input
Clock Input
Frame Synchro-
nization
(In-phase)
From
SZ
$4
$6
$8
Sl0
SIZ
S14
Sl6
NZ
N4
N6
N8
NI0
Nl2
NI4
NI6
JZ
J4
J6
J8
Jl0
JIZ
J14
Jl6
EZ
E4
E6
DI0
Al
Dl7
VI7
VZ0
VZ1
TI7
T20
TZZ
TI7
Tl9
TZl
TZ3
Cl8
Ql7
QI9
Patch Panel Pins
To
V1
V4
V5
V8
Signa Is
(Level or Pulse)
_ 21
_2--Z
i Z3
I
0
i
0
VIO !
]
VII i
v l,'-* I
V15
Q2
Q3
Q5
Q7
Q10
Q12
Q14
Q16
L2
L3
L5
L8
L9
Lll
L14
L16
G1
G3
G5
C7
C15
C17
U18
U20
UZZ
R18
R20
RZ2
R17
R19
R21
R23
D18
P17
P19
24 0
25
Z6
Z7
28
2-q-l- Shift
212 Register
Z13 " Outputs
2141
215
216
217
218
Z19
72-6
222
223
-6 vdc for 3 bit errors
I
0
I
0
I
I
I False
0 _ Frame
0 Sync
0 Code
0
0
1
1
0
1
1
0
0
1
1
1.1
Divide by Z for NRZ
"_"1 Lock Counter.
g__1 i" Locks after "3"
2Z" valid frames.
Flywheeling "7"
22fl frames.
Begins searchingimmediately.
Search Counter
i
I
Search Pulse for out-of-phase
FSW
FSW'
IV-29
I
Search and Lock Patch Panel Wiring For S-49
I
I
I
I
I
Circuit
and Function
Frame Synchro-
nization
(Out-of-phase)
Word Sync
(not used)
From
QZI
QZ3
NI7
NZ0
NZI
L!7
LI9
L21
CZI
CZ0
Patch Panel Pins
To
PZI
P23
MI8
MZ0
MZZ
K!8
KZ0
KZZ
DZI
DI9
Signals
(Level or Pulse)
FS'
Frame Search
ZZ-_I_ Lock Counter.Locks after "3"
ZZ-_ valid frames.
2-G_ Search Counter.
zZ__[ Begins searchingimmediate ly.
Disables word search
and word lock.
I
I
I
I
I
I
I
I
I
I
I !V-30
I
II
il
I
I
I
I
I
I
I
I
I
I
I
'I
I
I
I
B/W/F Counters Patch Panel Wiring For S-49
Circuit
and Function
B/W Counter,
Establishing
Words, 9 bits
per word
W/F Counter,
Establishing
Frames, IZ8 word_
per frame.
Reset Gate
Preset Gate
W/F Counter
Preset Gate
Frames/Subcom
Counter 1
Preset Gate
From
Y1
YZ
Y3
Y4
Y5
UI6
S16
Patch Panel Pins Signals
(Level or Pulse)
Z-T,>
z-z
z3i
Z4 i(
FR
W1
WZ
W3
W4
W5
W6
W7
W8
W9
W10
Wll
W1Z
W13
W14
U1
UZ
U3
U4
U5
U6
U7
PI4
S1
SZ
$3
$4
$5
$6
$7
$8
S14
To
ZZ
Z4
Z6
Z7
Z!0
Y9 & U13
YI0 & UI4
XI
X3
X5
X7
X9
Xll
X13
XZ
X3
X6
X8
XIO
XIZ
X14
V1 & Yll
V3
V6
V8
VIO
V1Z
V14
WFR
Z0"
21
ZZ
Z 3 ">
Z4
Z5
Z6
2--0-'-
zl
22 _
z3 i
z-f-4,
z-_
_9
---._
I
I
I
J
To count 9
bits per word
I1811
To reset counter
after 1Z8 words,
"1Z7" and
establish EF
To preset
counter to "0"
at word 3
It_]T
YI3
XZ
X4
X6
X8
XIO
X1Z
X13
W16
C34
Presets counter
to "3"
To count frames
W /F Counter
outputs to
preset subcom
"64" counter
to 64 for
subcom count
comparison
to SC corrector
Z-_ "_
Z-T
Z_
23 >
Z4
z6j.
EW _
W64
!V-3i
I
I
I
I
I
I
I
I
I
I
I
B/W/F Counters Patch Panel Wiring For S-49
Circuit
and Function
Preset Gate
(Cont'd)
Subcom Counter
Corrector
Frames/Subcom
Counter 1
Patch Panel Pins
From
GI6
PI6
DI4
FZl
FZ3
FZ5
FZ7
FZ9
F31
F33
FZZ
FZ4
& HI6 & FI6
& MI6 & KI6
& J14
F3Z
F34
EZI
EZ3
E31
E33
EZZ
EZ4
o
Q
E3Z
E34
CZ7
CZ9
DZI
DZZ
DZ3
DZ7
To
YI6
ZI7
YI7
ZZ1
ZZZ
ZZ3
ZZ4
ZZ5
ZZ6
ZZ7
UZ1
UZZ
UZ6
UZ7
T1
T3
TII
TI3
TZ
T4
TIZ
TI4
C31
C30
Q1
Q3
Q5
QI3
Signals
(Level or Pulse)
C' To disable
Ground subcom coun-
Ground ters Z & 3
pZ "_
_-_ ! Shift Register
Z4 !. outputs to
Z5 check spacecraft
Z6 subcom counter
Z? updating.
Z8
Z
Z3
Z0 <,
Z 1
Z5
Z6
zo
Z 1
z-_
Subcom Counter
outputs to
make comparison
ewith S. R.
outputs
Flywheel Counter
set to "6"
To set
counter
EV-32
I
i
I
I
i
I
I
I
I
I
I
I
I
I
I
B/W/F Counters Patch Panel Wiring For S-49
Circuit
and Function
Frames/Subcom
Counter 1
(Cont'd)
From
D28
DZ9
D33
D34
G1 & M1
Patch Panel Pins
To
Q2
Q4
QIZ
QI4
V16
Signals
(Level or Pulse)
To Reset
Co-nter
EWL
IV_33
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Accumulator Patch Panel Wiring For S-49
Circuit
and Function
Data Present
Counter:
Gate 3:
DMAZ7
DMAZ5
Gate Z
Gate 4
Time Present
Subcom Sync
Gate I
Subcom Sync
Flag Z
Dump, Flag 3
Frame Sync
Quality Command
Flag 4
FSQ Flag
Subcom Sync
Flag,
Inverter 1
Multiplexing
From
Patch Panel Pins
GI5 & GI0
H8
H9
GI4
AI4
AZI
Ai5
KZ
KI6
EIZ
El3
AZ3
A4
A6
F7
F6
E 16
El
EZ
E3
E4
E5
E6
E7
E8
J8
J5
J9
G7
A8
A10
All
Dll
C15
A3
A5
BI8
K5
K6
To
El8
GII
GIZ
A7
GI3
AI6
Di & Ki
HI4
J14
JiZ
AI6
El4
B1
KI5
AIZ
B1
JZ
HI8
HZ0
H22.
HZ4
GI9
GZI
GZ3
J7
AIZ
J6
J4
B3
B2
AIZ
BZ0
JIZ
C18
36
KI0
AI8
AI3
GI4
K7 K9
Signals
(Level or Pulse)
EW
2 0
Z I
DP, to be delayed
DP _ Added
EF
/
(DP & EF)
Counter Reset
DP delayed
DP delayed
EF
(DP & EF)
(WFL) (DL)
Data Present Pulse
EF
(WFL) (DL)
TP
20 \1
21
Zz Subcom Coun-
• ter I
23 ( Word IZ7
Z_
Z 6
EF
Subcom Sync
Dump
EF
FSQ
DP to reset flip-flop
CD to strobe FSQ
SCS
SCS for multiplexing
ER
EF Enables multi-
plexing
DP Disables multi-
plexing
ZI_34
I
I
I
I
I
I
I
I
!
I
I
I
I
I
!
I
i
I
Accumulator Patch Panel Viring For S-49
Circuit
and Function
(WFL) (DL)
Data Register
Expansion
From
GI7
HI7
D3
D5
D7
D9
Patch Panel Pins
To
D18
A13
D4
D6
D8
m
D10
Signa Is
(Level or Pulse)
WFL
EF
Data Register Indi-
cator Lights
II
I1
IV-35
I
I
I,
I
I
I
I
I
i
I
I
I
I
I
I
I
I
I
Quick Look Patch Panel Wiring For S-49
Circuit
and Function
Binary Register
No. 1
From
U1
UZ
U3
U4
UD
U6
U7
U8
U9
U10
Ull
U1Z
U13
U14
U15
U16
U17
U18
U19
UZ0
UZ1
UZZ
UZ3
UZ4
UZ5
UZ6
UZ7
UZ8
UZ9
U30
U31
U3Z
G1
GZ
G3
G4
G5
G6
G7
G8
Patch Panel Pins
To
Zl
Vl
VZ
ZZ
Z3
V3
V4
Z4
V5
Z5
Z6
V6
V7
Z7
Z8
V8
V9
Z9
ZlO
VlO
Zll
Vll
ZIZ
VIZ
V13
Z13
Vl4
Z14
V15
Z15
V16
Z16
J2
J3
J6
58
JlO
JIZ
J14
GZ3
Signa 1
{Level or Pulse)
S.R.
°1ZI
ZZ
Z3
Z4
Z5
zls.
Z1
z-z
Z3
Z4
Z5
Z6..
EW
S° R.
Z 1
m
zZ
Z 3
m
Z 4
m
Z5
T rue
Shift
> Register
Output s
W/F Counter
outputs.
Sample at
Word "3"
!V-36
False
Shift
2Re gis ter
Outputs
I
Quick Look Patch Panel Wiring For S-49
I ........
Circuit Patch Panel Pins
I and Function _rrom T-o-o
i Binary RegisterNo. 2 T 1 V17
TZ Z17
i T3 Z184 VI
T5 Z19
I T6 VI97 Z0
T8 ZZ0
T9
TI0
TII
TIZ
TI3
TI4
TI5
TI6
TI7
TI8
TI9
TZ0
TZI
TZZ
T23
TZ7
T31
GIZ
GI3
GI4
615
GI6
GI7
GI8
GI9
&T25 &
&T29 &
I
I
I
I
I
I
I
I
I
ZZI
VZI
ZZZ
VZZ
V23
ZZ3
V24
ZZ4
Z25
V25
ZZ6
V26
Z27
VZ7
Z34
J2
J3
J6
J8
Jl0
JIZ
J14
GZ4
Shift
Register
--Outputs
of
Frame
Sync
Code
i
226 [
j, 226
.GROUND
Z-D"1 W/F CounterZ 1 Outputs
Z--Z , to sample
_ a_wo_
Z4J "3"
Z
Z6
EW
I
I
l
IV-37
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Quick Look - Decimal Display Patch Panel Wiring For S-49
Circuit
and Function
Binary/BCD
Converter
Control No. 1
Word B
Gate 7
Bina ry/BCD
Converter Control
No. 2, Word A
Gate 8
From
S1
SZ
$3
$4
$5
$6
$7
$8
F1
FZ
F3
F4
F5
F6
F7
F8
S17
S18
S19
Patch Panel Pins
S31
S3Z
FIZ
FI3
FI4
FI5
FI6
FI7
FI8
FI9
& $9 & SI0 &..
& S16
To
Z3
Z4
Z5
Z6
Z7
Z8
Z9
U34
JZ
J4
J6
J8
JlO
JiZ
J13
G25
Z1
ZZ
Z3
ZI5
Z16
JZ
J3
J6
J8
Jl0
Jll
J14
GZ6
Signa Is
(Level or Pulse)
ZZ ] Shift Register
23 ] outputs (lastZ 4 7 bits of
Z 5 _ word 65)
Z6 I of spacecraft
Z7 I subcom counter
'_tJ
GROUND
Z-U_ ' W/F Counter
z l _ outputs for
ZZ word "65"
i7
Y
Z6.1
EW
20_
Z1
zZ
S.R. Outputs
I of accumulated
_ spacecraft time
in words 33
and 34 (first
16 bits ).
14
15_.
Z
Z
EW
W/F Counter
> outputs for
word "35"
I
I
I IV-38
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
l
Error Monitor Patch Panel Wiring For S-49
Circuit Patch Panel Pins
and Function From To
Signals
(Level or Pulse)
Frame Sync
Error Shift
Register
Bit E1 K1 Z0
EZ HZ Z 1
E3 K3 ZZ
E4 H4 Z-_
E5 H5 Z4
E6 K6 Z5
E7 H7 Z6
E8 K8 Z7
E9 H9 Z8
El0 KI0 Z9
Eli KII Z I0
EIZ KIZ Z II
El3 HI3 Z IZ
El4 HI4 ZI3
El5 HI5 ZI4
El6 HI6 Z--I-5
D1 G1 Z 16
DZ JZ Z 17
D3 J3 Z 18
D4 G4 _T99
D5 J5 Z 20
D6 J6 Z Z1
D7 G7 ZZZ
D8 G8 ZZ3
D9 jg_ zZ4
DI0 Jl0 ZZ5
DII Jll 226
Shift
Register
Outputs
'(Comple- 0
mentary 0
Frame 0
Sync 0
Code) 1
1
0
1
1
0
0
1
1
1
1
0
1
0
0
1
0
1
0
1
1
1
0
False
Frame
Sync
Code
DIZ & DI3 & DI4
& DI5 & DI6 C1
|
GROUND
r
IV_39
SECTION V
SPECIAL CIRCUITS
A. DIGITAL-TO-ANALOG ERROR DETECTOR
The digital-to-analog error detector, shown in figure V-l, is a programmable
resistor summation and voltage divider network device used to generate an
analog output signal voltage from a binary input. When the input terminals of
the detector circuit are patched to a binary signal source, the output signal
level varies inversely with the number of zero input signals present, and
with the value of the programming resistor selected to couple the common
sun-,marion :...._:__ I_:- 9 % . r,_ -A _,nl1"=jo.,l,...,.Lu,., _41 to = reference =_',,-'_=
I
I
The circuit provides a signal of -Z VDC (minimum) at pin Z0 whenever all
diode inputs and RI7 (pin 35) are at -6 VDC, or whenever the anticipated
number of bad (positive) diode inputs is compensated for by applying -6 VDC
to the equivalent "error resistor" (R18 through RZZ). The output signal cannot
exceed 6 VDC, and will normally vary between -5 VDC and -Z VDC.
I
I
I
I
I
The digital-to-analog converter portion of the detector circuit consists of 32
precision resistors of equal value arranged in a ladder configuration to form
a summation network. Sixteen of these resistors are mounted on card A,
(figure V-Z), while card B (figure V-3), contains the other 16 summation
resistors, the six programming resistors, and two emitter-follower stages.
The common junction of the summation and programming resistors is pin Z4
of each card. This junction is coupled to the single output terminal (pin Z0
of card B), by the complementary symmetry configuration of the NPN and PNP
transistor emitter-followers.
B. OSCILLOGRAPH AMPLIFIERS
I
I
The oscillograph amplifier contains eight identical all-transistor galvanometer
amplifiers mounted on a single printed circuit board. Each circuit used ampli-
fies the signal from a digital-to-analog converter in the quick look unit to
drive a galvanometer in the recording oscillograph. Figure V-4 is the
schematic diagram for a typical amplifier circuit.
I
I
I
The input signal is fed through a level control to an emitter-follower which
drives a pair of emitter-followers connected in the super alpha configuration.
The return lead for the galvanometer coil is connected at the junction of the
two 50-ohm resistors which are in series across the plus 6 and minus 6 volt
sources. This protects the galvanometer by preventing the coil current from
ever exceeding i00 ma. Zener diodes are used to regulate the plus 6 and minus
6 voltages.
I
I
I
I
I
I
I
I
I
I
I
l
I
I
I
I
I
I
I
C. DECIMAL DISPLAY CIRCUIT
The Decimal Display Circuit board (figure V-5), consists of a nixie indicator
tube with separate transistor drivers for each of the ten cathodes. During the
absence of input signals, the transistors are cut off and the indicator cathodes
are at the same potential as the common plate. An input signal at the base of
any transistor causes that transistor to conduct and thus drive the associated
indicator cathode. This results in the display of a particular decimal digit.
D. FILTER BOARD
Cascade transistors, connected in an emitter-follower configuration, act as a
buffer, or impedance matching device, between the input signal and the four
filters (figure V-6}. The filters, the inputs of which are connected in parallel,
are hermetically sealed, band pass, telemetry filters. Each passes one of
the four possible frequencies within its band pass, for which it is designed.
E. DRIVING CIRCUIT
The 0.4-KC driving circuit consists of a single-stage, linear, non-saturating,
audio amplifier. This unit consists of a voltage amplifier, the output of which
is applied to two emitter-followers connected in cascade. Also on this
special card (figure V-?}, are 1. 6-KC, 7. Z-KC, and Z8. 8-KC driving circuits
which normally receive inputs from the filter board. These inputs are applied
through r-c peak detector to the emitter-follower amplifier. As long as the
detector capacitor remains charged, the emitter-follower is saturated, and an
output is generated to subsequent circuitry.
F. BUZZER CIRCUIT
When ground (pin 8) is supplied to this module, the relay is energized, closing
the normally open contacts. With the contacts closed, -6 VDC is applied to
activate the buzzer.
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SECTION VI
SYSTEM ASSEMBLY AND WIRING
A. AC POWER DISTRIBUTION
Power switch S1 controls all direct line voltage to the three racks, except for
the independent receptacles. When switch S1 is placed ON, 115 VAC is applied
through the Thomas-Betts connector, energizing relay K1 in the rear (floor) of
rack B (figure VI-I)*. The closing of the normally open contacts of relay K1
allow the 11 5-VAC line voltage through the circuit breaker and into the four
I • _-- _1 rr'l"£., _power supp±ies n-_ounted on the Rear Power P_,.=, ..... se power o_.i_i_.,el; s
provide 170 VDC (PSI), 50 VDC (PS2), -I0 VDC (PS3), and -6 VDC (PS4). In
addition, transformer T1 is also connected in parallel with the four power
supplies, providing i. 25 VAC.
With relay KI energized, i15 VAC is also supplied to racks A and C, energizing
similar K1 relays in the rear of these racks (figure VI-2)**. With these K1
relays energized, line voltage is supplied to the 50-VDC power supply (PSI)
as well as the 1.25 VAC transformer (TI) on the Rear Power Panels located
in each rack. Figures VI-3 and VI-4 i11ustrate the actual power distribution.
Note that AC line voltage is routed to rack C (left) and rack A (right) via the
large three-pronged connectors. AC voltage from rack B relay KI contacts ils
applied to the KI relay coils in rack C (left) and rack A (right) through the
smaller two-pronged connector s.
Therefore, the power supplies in racks A and C each provide 50 VDC and i. Z5
VAC. In rack A, these voltages are presently not used. The Signal Simulator
Unit, Oscilloscope, and Oscillograph Recorder all utilize line voltage which is
received via the KI relays. The rack C equipment includes the Signal Synchro-
nizer Unit, Search and Lock Unit, Data Accumulator Unit, and the Bits/Word/
Frame Counters Unit.
All power obtained from the four power supplies and the transformer in rack B
supply the units contained within rack B. The Decimal Display Unit receives
170 VDC; the Quick Look Monitor Unit receives 50 VDC, -i0 VDC, and 1.Z5
VAC; the Error Monitor Unit also receives 50 VDC and I.Z5 VAC; the
Oscillograph Amplifiers receive +Ig VDC and -18 VDC from Power Supply RP-
3Z; Control and Indicator Panel receives -6 VDC, also from the RP-BZ Power
Supply in rack B.
* Figure VI-3 pictorially depicts the location of components on the Rack B
Rear Power Panel schematically illustrated in Figure VI-i.
** Figure VI-4 pictorially depicts the location of components on the Rack C
Real Power Panel schematically illustrated in Figure VI-2.
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B. SYSTEM PARTS LIST
The parts list for the PCM Data Processor is given in figure VI-5. Parts
provided in this list are comprised of GSFC-built components as well as vendor
components. This list is provided to aid in procuring the necessary component
parts to maintain the equipment.
C. INT/dR UNIT WIRING
The three racks, as well as the units within each rack, are interconnected by
either ribbon cable or cabie harnesses. Some hard-wiring exists between racks,
as indicated by the feed-through holes shown in figures VI-3 and VI-4. All
units are interconnected in accordance with the interconnection wiring list j
(figure VI-6). At the rear of each unit, a ribbon cable (flat) connects the chassis
to its respective connectors on the rack door, whereupon cable harnesses inter-
connect each rack and other ribbon cable connectors within the same rack.
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N64-29189
ERRATA
Page IV-29 -- Add as follows in ,_olumns "From" & "To", respectively:
E8 to K8, El0 to KIO, El2 to KI2, El4 to KI4, and El6 to KI6.
Page IV-32 -- Columns "From" & "To", respectively, add C25 to C31; and change
"C31" to "C32", "C32" to "C33" in the "To" column.
Page IV-33 -- "To" column, change "VI6" to "TI4 and E34"; and in "Signals"
colum_i delete "EWe".
Page IV-34 -- "To" coluntn, change "AI2" to "AI6".
|
|
|
,!|
|
